Texas Instruments SN74ALS158NG4
- Part No.:
- SN74ALS158NG4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74ALS158NG4.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,271
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS158NG4 from Texas Instruments is a quad 2-line-to-1-line data selector/multiplexer with inverted output logic, designed for high-speed TTL-compatible digital systems. It features buffered inputs and outputs, 16-pin PDIP (N) package, operates from 4.5 V to 5.5 V, delivers 8 mA low-level output drive, and supports 0°C to 70°C industrial temperature range. It routes one of two 4-bit data sources to four inverted outputs under control of a common strobe (G) and select (A/B) inputs.
For engineers reviewing the SN74ALS158NG4 datasheet, SN74ALS158NG4 pinout, SN74ALS158NG4 application, or SN74ALS158NG4 equivalent, key selection considerations include its inverted-output architecture (vs. true-output SN74ALS157A), propagation delay (tPHL/tPLH ≤ 12 ns at VCC = 5 V), 4.5–5.5 V supply tolerance, and compatibility with legacy 74ALS logic families in bus arbitration and signal routing.
Technical Context
The SN74ALS158NG4 implements a 4-channel, 2:1 multiplexing function using bipolar ALS (Advanced Low-Power Schottky) technology. Each output gate receives inverted data from either input A or B based on the A/B select line, with all outputs enabled or disabled simultaneously by the active-low strobe (G) input. Its internal structure includes inverters and drivers optimized to minimize propagation delay while maintaining TTL voltage thresholds and noise margins.
Unlike the SN74ALS157A, which presents true data, the SN74ALS158NG4's inverted output path eliminates an external inverter stage in applications requiring complemented signals-reducing component count and board area in address/data bus switching, ALU operand selection, and test pattern generation circuits where inversion is functionally required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74ALS - ensures TTL-compatible input thresholds (VIH = 2 V min, VIL = 0.8 V max) and interoperability with legacy 74xx/74LS systems. |
| Supply Voltage | 4.5 V to 5.5 V - supports stable operation across standard 5 V rail tolerances without regulation overhead. |
| Output Drive | 8 mA sink (IOL) - sufficient to drive 10 standard TTL loads or interface directly with 74ALS/74AS inputs without buffering. |
| Propagation Delay | tPHL/tPLH ≤ 12 ns (max, VCC = 5 V, CL = 50 pF) - enables reliable operation in 25 MHz+ synchronous control paths. |
| Operating Temperature | 0°C to 70°C - qualified for commercial/industrial equipment environments, not extended or military grade. |
| Input Leakage | IIL ≤ −0.1 mA (max at VI = 0.4 V), IIH ≤ 20 µA (max at VI = 2.7 V) - ensures minimal bus loading in high-fanout data selection networks. |
Pinout & Package
SN74ALS158NG4 uses a 16-pin plastic dual in-line package (PDIP-N), 300-mil width, with standard through-hole mounting and 0.1-inch pin pitch. Pin 1 is located at the top-left corner adjacent to the notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A, 4A | Data Input A (Channel 1–4) | First source of 4-bit parallel data; routed to corresponding Y output when A/B = L. |
| 1B, 2B, 3B, 4B | Data Input B (Channel 1–4) | Second source of 4-bit parallel data; routed to corresponding Y output when A/B = H. |
| 1Y, 2Y, 3Y, 4Y | Inverted Data Output | Active-high, inverted output of selected A/B input; no enable/disable - always driven when G = L. |
| A/B | Select Control | Global 2:1 source selector: L selects A inputs, H selects B inputs for all four channels. |
| G | Strobe Enable | Active-low global enable: outputs go high-impedance (open-collector equivalent behavior) only when G = H. |
| VCC | Power Supply | +5 V supply connection (Pin 16); must be decoupled locally to suppress switching noise. |
| GND | Ground Reference | Signal and power ground return (Pin 8); critical for noise immunity and timing stability. |
Key Features
| Feature | Design Value |
|---|---|
| Inverted Output Logic | Eliminates need for external inverters in complemented-data paths, reducing PCB area and propagation delay in ALU or test-bus designs. |
| Buffered Inputs/Outputs | Enables direct fan-out to ≥10 TTL loads without degradation, supporting robust signal integrity in backplane or motherboard routing. |
| Low Propagation Delay | Typical tPHL = 5 ns (VCC = 5 V) allows use in high-speed control sequencers and real-time interrupt multiplexers. |
| ALS Process Technology | Combines Schottky clamping with low-power design: ICC = 10 mA max (VCC = 5.5 V), enabling dense logic integration without thermal derating. |
| Standard DIP Footprint | Pin-compatible with industry-standard 16-pin 300-mil DIP sockets, simplifying prototyping, repair, and legacy system upgrades. |
Applications
| Bus Arbitration Logic | Microprocessor Address Decoding |
|---|---|
Use Scenario: Selecting between two memory-mapped peripheral buses sharing a common data path in an 8-bit microcontroller system. IC Role / Device Role / Timing Role: Quad 2:1 multiplexer providing inverted data routing under CPU address-line control (A/B) and chip-select strobe (G). Use Value: Enables single-cycle bus handoff with <12 ns delay, eliminating glue logic and preserving timing margin in 4–6 MHz Z80/8085 systems. | Use Scenario: Generating chip-enable signals for multiple ROM/RAM banks based on upper address bits in a Harvard-architecture DSP. IC Role / Device Role / Timing Role: Inverted-output multiplexer selecting between two sets of decoded address ranges, with G synchronized to clock edge. Use Value: Reduces decode latency by avoiding post-mux inversion; supports deterministic 200 ns access window in fixed-function embedded controllers. |
| Test Pattern Generation | Legacy System Signal Routing |
Use Scenario: Injecting programmable fault patterns into a 4-bit data path during boundary-scan test of an industrial PLC I/O module. IC Role / Device Role / Timing Role: Data selector sourcing inverted test vectors from shift-register or PROM, gated by test-mode strobe (G). Use Value: Provides deterministic, glitch-free vector switching with guaranteed setup/hold margins due to buffered inputs and symmetric delays. | Use Scenario: Re-routing diagnostic signals between two redundant sensor interfaces in avionics maintenance subsystems. IC Role / Device Role / Timing Role: Hardware-controlled signal switch implementing failover selection via front-panel toggle (A/B) and system-enable (G). Use Value: Delivers field-replaceable, solderless reconfiguration with full 5 V TTL noise immunity and no software dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2:1 data multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ALS157AN | True-output (non-inverted) version; identical pinout, timing, and electrical specs except output polarity. | Required where downstream logic expects non-inverted data; adds external inverter if inversion is needed. | Select SN74ALS157AN when system architecture mandates true data routing without added inversion stages. |
| SN74AS158N | Faster propagation (tPHL ≤ 4.5 ns), higher ICC (22.5 mA max), same inverted output and pinout; AS family, not ALS. | Better suited for high-speed control loops but consumes more power and may require tighter decoupling. | Choose SN74AS158N only when sub-10 ns delay is mandatory and power budget permits 2× higher supply current. |
Compared with SN74ALS157AN (true-output) and SN74AS158N (faster AS variant), SN74ALS158NG4 provides optimal balance of speed, power efficiency, and inverted-output functionality for cost-sensitive industrial control and legacy computing applications where 12 ns delay and 10 mA ICC are acceptable.
Availability
SN74ALS158NG4 is available at Aetrix Electronics and suitable for industrial control panels, legacy computer refurbishment, and test equipment manufacturing requiring stable component supply and long-term obsolescence management.
Supply support for SN74ALS158NG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74ALS158NG4 belongs to TI's legacy 74ALS logic family, engineered for backward compatibility with 74TTL systems while delivering improved speed-power trade-offs for mid-1980s digital instrumentation and control applications.
FAQ
What is the output logic polarity of SN74ALS158NG4?
The SN74ALS158NG4 provides inverted output logic: when input A is selected (A/B = L), output Y equals NOT(A); when input B is selected (A/B = H), output Y equals NOT(B). This differs from the SN74ALS157A, which delivers true (non-inverted) outputs. The SN74ALS158NG4's inverted architecture reduces external component count in applications requiring complemented signals, such as certain ALU configurations or test-bus drivers.
Does SN74ALS158NG4 support 3-state outputs?
No, SN74ALS158NG4 does not feature 3-state outputs. Its outputs are push-pull (totem-pole) and always driven - either high or low - when the strobe (G) input is low (active). When G is high, outputs enter a high-impedance state functionally equivalent to open-collector behavior, but this is achieved via internal disable logic, not a dedicated output-enable pin. This differs from 3-state multiplexers like the 74LS257, which use separate OE pins.
What is the maximum operating frequency supported by SN74ALS158NG4?
SN74ALS158NG4 does not specify a maximum clock or data rate in its datasheet. Instead, its usable frequency is determined by propagation delay: with tPHL/tPLH ≤ 12 ns (max) and typical values of 5–9 ns, it supports reliable operation in synchronous systems up to approximately 25 MHz for simple gating, and up to 40 MHz in short-path, low-load configurations. System-level timing must account for setup/hold times of upstream/downstream devices, especially when used in pipelined control logic.
Can SN74ALS158NG4 be used with 3.3 V logic systems?
No, SN74ALS158NG4 is not compatible with 3.3 V logic systems. It requires a 4.5 V to 5.5 V supply and is specified only for TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V). Driving its inputs from 3.3 V CMOS outputs may result in marginal or unreliable high-level recognition, and powering it from 3.3 V will cause functional failure. For mixed-voltage systems, level-shifting buffers or 3.3 V–compatible multiplexers (e.g., SN74LVC157A) should be used instead of SN74ALS158NG4.
Is SN74ALS158NG4 RoHS compliant?
Yes, SN74ALS158NG4 is RoHS compliant. According to Texas Instruments' packaging documentation, the N-package (PDIP) variant carries NIPDAU (nickel-palladium-gold) lead finish and meets RoHS Directive 2011/65/EU requirements. It contains no lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), or polybrominated diphenyl ethers (PBDE), and is suitable for use in environmentally regulated commercial and industrial products.
SN74ALS158NG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ALS
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74ALS158NG4 FAQ
1.How can I place an order for SN74ALS158NG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS158NG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS158NG4 reliable?
The price and inventory of SN74ALS158NG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS158NG4 is usually 5 days.
3.What payment methods are accepted for SN74ALS158NG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS158NG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS158NG4?
SN74ALS158NG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS158NG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS158NG4?
For technical support, including SN74ALS158NG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS158NG4 requirements.
6.How does Aetrix verify that SN74ALS158NG4 is sourced from the original manufacturer or authorized distributors?
All SN74ALS158NG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS158NG4 meets industry standards.
7.What is the process for return or replacement of SN74ALS158NG4?
All SN74ALS158NG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS158NG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS158NG4 part is unused and in its original packaging.
Return procedure for SN74ALS158NG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS158NG4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
