Texas Instruments SN74ALS352D
- Part No.:
- SN74ALS352D
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74ALS352D.pdf
- Description:
- MULTIPLEXER, ALS SERIES
- Quantity:
- Payment:

- Shipping:

Inventory:1,750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74ALS352D from Texas Instruments is a dual 4-line to 1-line inverting data selector/multiplexer in a 16-pin SOIC package, operating at 4.5–5.5 V with propagation delays as low as 3 ns (data-to-output), 5 ns (select-to-output), and 4 ns (strobe-to-output). It features two independent sections sharing common select inputs A/B, each with dedicated strobe (G) control and complementary AND-OR-invert logic. Used in parallel-to-serial conversion and cascaded multiplexing in legacy TTL-based digital systems.
For engineers reviewing the SN74ALS352D datasheet, SN74ALS352D pinout, SN74ALS352D application, or SN74ALS352D equivalent, key selection considerations include its ALS family speed-power trade-off (16 mW typical per section), 0°C to 70°C commercial temperature range, dual-section enable control, and compatibility with standard 5-V TTL logic families in retrofitted or maintenance-critical industrial control and test equipment designs.
Technical Context
The SN74ALS352D implements two independent 4:1 multiplexer sections using bipolar ALS (Advanced Low-Power Schottky) technology, each with fully complementary decoding via inverters and drivers feeding AND-OR-invert gates. Select lines A and B are shared between sections, while strobe inputs 1G and 2G provide individual section enable/disable control.
Its logic diagram confirms active-low enable behavior and inverting output polarity: Y = G · [A·B·C₀ + A·B̅·C₁ + A̅·B·C₂ + A̅·B̅·C₃]̅. Output drive capability supports IOL = 24 mA and IOH = –2.6 mA under recommended conditions, enabling direct interfacing with standard TTL loads without buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - Operates within standard 5-V TTL rail tolerance; no external regulation required for legacy board integration. |
| Propagation Delay (tPLH/tPHL) | 3–24 ns - Data-to-output delay as low as 3 ns enables high-speed sampling in synchronous digital systems up to ~30 MHz clock domains. |
| Output Drive (IOL/IOH) | 24 mA / –2.6 mA - Sinks 24 mA at 0.4 V, sufficient to drive 10 standard TTL inputs or LED indicators directly. |
| Power Dissipation | 16 mW per multiplexer section - Enables dense placement in space-constrained legacy PCBs without thermal derating concerns. |
| Operating Temperature | 0°C to 70°C - Qualified for commercial-grade applications including office automation, instrumentation front-ends, and non-harsh-environment controllers. |
| Input Voltage Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - Compatible with standard TTL logic levels; rejects noise below 0.8 V and reliably recognizes valid highs above 2.0 V. |
Pinout & Package
SN74ALS352D uses a 16-pin plastic small-outline integrated circuit (SOIC) package with 1.27 mm pitch and 7.5 mm body width. Pin numbering follows standard D-package top-view orientation (pin 1 at top-left corner, notch or mark indicator).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (1G) | Section 1 Strobe (Enable) | Active-low enable for first 4:1 multiplexer; when high, output 1Y is forced high-impedance (inverted logic). |
| 2 (1C0) | Data Input 0, Section 1 | Low-order data input selected when A=0, B=0; connects to source bus or sensor interface line. |
| 3 (1C1) | Data Input 1, Section 1 | Second data input selected when A=1, B=0; used for channel expansion or alternate signal routing. |
| 4 (1C2) | Data Input 2, Section 1 | Third data input selected when A=0, B=1; supports multi-signal acquisition paths in test fixtures. |
| 5 (1C3) | Data Input 3, Section 1 | High-order data input selected when A=1, B=1; commonly tied to highest-priority or calibration reference signal. |
| 6 (1Y) | Section 1 Output | Inverted 4:1 multiplexed output; drives downstream latch, comparator, or ADC sample-enable logic. |
| 7 (GND) | Ground Reference | Primary return path for all internal logic and output currents; requires low-impedance connection to system ground plane. |
| 8 (1C0–1C3, 1Y, 1G) | No Internal Connection | Pin 8 is NC - must remain unconnected; not used for thermal pad or auxiliary functions in this variant. |
| 9 (2C3) | Data Input 3, Section 2 | Fourth data input for second multiplexer; enables dual-channel simultaneous selection in data acquisition subsystems. |
| 10 (2C2) | Data Input 2, Section 2 | Third data input for second section; supports mirrored signal routing or redundant path selection. |
| 11 (2C1) | Data Input 1, Section 2 | Second data input for second section; allows independent configuration of two 4-input buses on single IC. |
| 12 (2C0) | Data Input 0, Section 2 | Low-order input for second multiplexer; often assigned to backup or diagnostic signal source. |
| 13 (2Y) | Section 2 Output | Independent inverted output for second multiplexer; routed to separate processing block or status indicator. |
| 14 (2G) | Section 2 Strobe (Enable) | Active-low enable for second 4:1 section; permits time-multiplexed or conditional activation of dual outputs. |
| 15 (B) | Common Select Input B | Shared binary select bit (MSB) for both sections; reduces control line count in microcontroller GPIO-limited designs. |
| 16 (VCC) | Positive Supply | +5 V supply input; bypass capacitor (0.1 µF ceramic) required within 10 mm for stable ALS switching performance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexers | Reduces component count by replacing two discrete '153-style devices; simplifies layout and improves timing correlation between channels. |
| Shared select inputs A and B | Minimizes address/control bus loading - only two GPIO pins needed to steer four inputs across both sections simultaneously. |
| Individual strobe (G) inputs per section | Enables selective activation - one section can process live data while the other remains disabled for power savings or isolation. |
| ALS bipolar technology | Delivers 3× faster switching than standard LS-TTL at comparable power, supporting higher throughput in legacy backplane systems. |
| Inverting output logic | Directly interfaces with NAND/NOR-based latch or decode logic without external inverters, reducing gate count and propagation delay. |
Applications
| Industrial Test Fixture | Legacy Computer Bus Interface |
|---|---|
|
Use Scenario: Automated functional testing of 4-channel analog sensor boards using a single ADC channel. IC Role / Device Role / Timing Role: SN74ALS352D selects one of four conditioned sensor outputs under microcontroller A/B address control, with strobe-gated sampling synchronization. Use Value: Eliminates need for four separate ADCs or mechanical relay switching; maintains sub-25 ns channel-to-channel skew for synchronized diagnostics. |
Use Scenario: Address decoding and data routing on an ISA-bus-compatible embedded controller card. IC Role / Device Role / Timing Role: SN74ALS352D routes 4-bit peripheral status data onto the 8-bit data bus under I/O port address decode signals. Use Value: Provides deterministic 3–24 ns propagation delay matching ISA timing budgets; ALS speed prevents bus contention during rapid port polling. |
| Digital Logic Trainer Board | Equipment Maintenance Console |
|
Use Scenario: Student lab platform demonstrating multiplexing, parallel-to-serial conversion, and combinational logic design. IC Role / Device Role / Timing Role: SN74ALS352D serves as configurable signal router where DIP switches set A/B/G inputs and LEDs display 1Y/2Y outputs. Use Value: Clear visual feedback of truth table operation; robust 24 mA sink capability drives multiple LEDs without current-limiting resistors. |
Use Scenario: Field-replaceable module in telecom line card monitoring system requiring hot-swap compatible signal selection. IC Role / Device Role / Timing Role: SN74ALS352D isolates and routes alarm/status bits from four line interface units to central processor via strobe-controlled gating. Use Value: Independent 1G/2G enables graceful degradation - failed section can be disabled without interrupting monitoring of remaining channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS352N | Lower speed (tPHL up to 35 ns), higher ICC (22 mA), same pinout and function. | Acceptable where <10 MHz operation suffices and power budget allows +38% quiescent draw. | Choose SN74LS352N only if ALS speed is unnecessary and LS stock is more readily available. |
| SN74F352N | Fast TTL variant: tPHL down to 10 ns but ICC ≈ 50 mA; identical pinout and logic function. | Suitable for high-speed bus arbitration but increases thermal load and supply filtering demands. | Prefer SN74F352N only when propagation delay <12 ns is mandatory and power dissipation is managed externally. |
Compared with SN74LS352N and SN74F352N, the SN74ALS352D delivers optimal balance: 3× speed over LS at near-identical 16 mW power, and 50% lower ICC than F-series while retaining sub-25 ns timing - making it the preferred choice for power-sensitive, medium-speed legacy upgrades.
Availability
SN74ALS352D is available at Aetrix Electronics and suitable for industrial test fixtures, legacy computer bus interfaces, digital logic training platforms, and equipment maintenance consoles requiring stable component supply for long-life product support.
Supply support for SN74ALS352D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor innovator founded in 1930, delivering analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74ALS352D belongs to TI's Advanced Low-Power Schottky (ALS) logic family, engineered for improved speed-power efficiency in 5-V TTL systems where LS was too slow and AS too power-hungry - targeting mid-1980s industrial control and instrumentation upgrades.
FAQ
What is the operating temperature range for the SN74ALS352D?
The SN74ALS352D is characterized for commercial operation from 0°C to 70°C, as specified in the SDAS221A datasheet. This range aligns with standard office and indoor industrial environments. Unlike the military-grade SN54ALS352 (–55°C to 125°C), the SN74ALS352D is not rated for extended temperature extremes. Thermal derating is not required within its specified range, and all electrical parameters - including propagation delay and output drive - are guaranteed across this full interval.
Does the SN74ALS352D have 3-state outputs?
No, the SN74ALS352D does not feature 3-state outputs. Its outputs are standard totem-pole (push-pull) with active-high and active-low drive capability, and are always either sourcing or sinking current when enabled. When the strobe input (1G or 2G) is high, the corresponding output (1Y or 2Y) is forced to a high level - not high-impedance. This differs from 3-state multiplexers like the SN74ALS251, and means bus-sharing applications require external isolation or careful timing coordination to avoid contention.
What is the maximum fan-out for the SN74ALS352D outputs?
The SN74ALS352D can directly drive up to 10 standard TTL inputs per output, based on its guaranteed IOL = 24 mA and IOH = –2.6 mA specifications. At VCC = 5 V and TA = 25°C, the output maintains VOL ≤ 0.4 V while sinking 24 mA, satisfying the TTL VIH minimum of 2.0 V for driven inputs. Fan-out beyond 10 loads requires buffering; the device is not designed for direct connection to CMOS inputs without level-shifting due to its TTL-compatible voltage thresholds.
Can the SN74ALS352D replace the SN74ALS153 in a design?
No - the SN74ALS352D is the inverting counterpart to the SN74ALS153, not a drop-in replacement. While both are dual 4:1 multiplexers with identical pinouts and strobe functionality, the SN74ALS352D outputs the complement of the selected input (Y = NOT[decoded data]), whereas the SN74ALS153 provides true (non-inverting) outputs. Substituting one for the other requires logic inversion elsewhere in the signal path or redesign of downstream latching/decoding stages to maintain functional correctness.
Is the SN74ALS352D RoHS compliant?
The SN74ALS352D was manufactured prior to RoHS enforcement and is not RoHS compliant. Per TI's packaging documentation, its SOIC (D) package carries no eco-plan designation - "TBD" indicates no Pb-Free or Green conversion was implemented before obsolescence. Lead content exceeds 0.1% by weight in solderable terminations. For new designs requiring RoHS compliance, modern alternatives such as the SN74LV4052A (dual 4:1 analog switch) or FPGA-based logic should be evaluated, as no direct RoHS-compliant pin-compatible successor exists.
SN74ALS352D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74ALS352D FAQ
1.How can I place an order for SN74ALS352D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74ALS352D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74ALS352D reliable?
The price and inventory of SN74ALS352D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS352D is usually 5 days.
3.What payment methods are accepted for SN74ALS352D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS352D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74ALS352D?
SN74ALS352D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74ALS352D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74ALS352D?
For technical support, including SN74ALS352D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS352D requirements.
6.How does Aetrix verify that SN74ALS352D is sourced from the original manufacturer or authorized distributors?
All SN74ALS352D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS352D meets industry standards.
7.What is the process for return or replacement of SN74ALS352D?
All SN74ALS352D units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS352D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74ALS352D part is unused and in its original packaging.
Return procedure for SN74ALS352D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74ALS352D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

