Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74ALS760DWG4

Name: SN74ALS760DWG4
Brand: Texas Instruments
SKU: SN74ALS760DWG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74ALS760DWG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: SN74ALS760DWG4.pdf

Description:: IC BUF NON-INVERT 5.5V 20SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,221

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74ALS760DWG4 from Texas Instruments is an octal buffer/line driver with open-collector outputs, designed for memory address bus driving and clock distribution in TTL-compatible systems. It features dual 4-bit channels, symmetrical active-low output-enable (OE) inputs, pnp input structure for reduced DC loading, and operates at 4.5–5.5 V over 0°C to 70°C.

For engineers reviewing the SN74ALS760DWG4 datasheet, SN74ALS760DWG4 pinout, SN74ALS760DWG4 application, or SN74ALS760DWG4 equivalent, key selection criteria include open-collector drive capability (24 mA sink), propagation delay (5–15 ns), bus-oriented 3-state elimination, and SOIC-20 package compatibility with legacy ALS logic families.

Technical Context

This device implements two independent 4-bit non-inverting buffer sections, each with dedicated active-low output-enable control (1OE and 2OE). Its pnp input stage minimizes input current draw, enabling higher fan-out without increasing bus loading.

The open-collector outputs support wired-AND configurations and direct interface to 5-V bus lines or memory address registers. Timing behavior is specified under 50-pF capacitive load and 500-Ω pull-up conditions, with tPLH/tPHL delays tightly bounded between 5 ns and 15 ns across temperature and voltage.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - Ensures stable operation within standard TTL power rails and tolerates typical board-level ripple.
Output Sink Current	24 mA - Supports robust driving of terminated bus lines or multiple TTL inputs without external buffers.
Propagation Delay	5 ns to 15 ns - Enables high-speed address or clock buffering in systems with ≤20-MHz timing budgets.
Input Thresholds	VIL = 0.8 V, VIH = 2.0 V - Guarantees reliable logic-level recognition across temperature and supply variation.
Operating Temperature	0°C to 70°C - Qualified for commercial-grade embedded and industrial control applications.
Output Voltage (Low)	VOL = 0.4 V max at 24 mA - Maintains noise margin >0.4 V when interfacing with standard TTL or LS logic.
DC Input Current	IIL = −0.1 mA, IIH = 20 µA - Low input loading preserves signal integrity on shared address/data buses.

Pinout & Package

SN74ALS760DWG4 is housed in a 20-pin SOIC (DW) package, 7.5 mm × 12.8 mm body size, 1.27 mm pitch, with 2.65 mm maximum height and RoHS-compliant NiPdAu lead finish.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE	Active-low output enable	Independent control of each 4-bit channel; low enables outputs, high places them in high-impedance state.
1A1–1A4, 2A1–2A4	Input terminals	Non-inverting data inputs for Channel 1 (pins 2,4,6,8) and Channel 2 (pins 19,17,15,13).
1Y1–1Y4, 2Y1–2Y4	Open-collector outputs	Buffered non-inverting outputs (pins 18,16,14,12 and 9,7,5,3); require external pull-up for logic-high assertion.
VCC (pin 20), GND (pin 10)	Power supply	Single 5-V supply rail; decoupling near pin 20 is critical for noise-sensitive bus-driving applications.

Key Features

Feature	Design Value
Open-collector outputs	Enables wired-AND bus arbitration and direct connection to 5-V memory address lines without level-shifting.
pnp input structure	Reduces input current to ≤20 µA (IIH) and −0.1 mA (IIL), minimizing loading on upstream drivers and improving fan-out.
Dual independent OE controls	Allows selective activation of Channel 1 or Channel 2, supporting interleaved or partitioned bus access schemes.
No 3-state overlap protection needed	Eliminates external timing circuitry or delay elements required to prevent bus contention during enable transitions.
ALS logic family compatibility	Pin- and function-compatible with SN74ALS244 and SN74AS244, enabling drop-in upgrades in existing designs.

Applications

Memory Address Buffering	System Clock Distribution
Use Scenario: Driving 16-bit address bus in 8080/8085-based microcomputer systems with multiple memory banks. IC Role / Device Role / Timing Role: Non-inverting octal buffer providing isolated, high-current drive to reduce skew and improve setup/hold margins. Use Value: Eliminates need for discrete 3-state timing control logic while maintaining <15 ns propagation delay across all 8 outputs.	Use Scenario: Distributing a master system clock to multiple peripheral controllers in industrial PLC backplanes. IC Role / Device Role / Timing Role: Dual-channel clock driver with independent OE pins enabling synchronized gating of clock domains. Use Value: Open-collector outputs allow OR-ing of multiple clock sources via pull-up; pnp inputs minimize jitter contribution from source loading.
Bus Transceiver Interface	TTL-to-Open-Collector Translation
Use Scenario: Interfacing microprocessor data/address buses to legacy peripherals requiring wired-AND handshake signaling. IC Role / Device Role / Timing Role: Level-shifting and current-boosting buffer between TTL logic and open-collector bus protocols (e.g., IEEE-488 GPIB). Use Value: 24 mA sink capability ensures reliable low-level assertion across long traces; dual OE supports bidirectional flow control.	Use Scenario: Converting standard TTL output signals to open-collector format for interrupt request (IRQ) or ready (READY) lines. IC Role / Device Role / Timing Role: Signal conditioner that replaces discrete transistor pull-down stages with integrated, matched-output drivers. Use Value: Matched tPLH/tPHL delays (<3 ns skew between outputs) preserve timing integrity in multi-line control signals.

Memory Address Buffering

System Clock Distribution

Use Scenario: Driving 16-bit address bus in 8080/8085-based microcomputer systems with multiple memory banks.

IC Role / Device Role / Timing Role: Non-inverting octal buffer providing isolated, high-current drive to reduce skew and improve setup/hold margins.

Use Value: Eliminates need for discrete 3-state timing control logic while maintaining <15 ns propagation delay across all 8 outputs.

Use Scenario: Distributing a master system clock to multiple peripheral controllers in industrial PLC backplanes.

IC Role / Device Role / Timing Role: Dual-channel clock driver with independent OE pins enabling synchronized gating of clock domains.

Use Value: Open-collector outputs allow OR-ing of multiple clock sources via pull-up; pnp inputs minimize jitter contribution from source loading.

Bus Transceiver Interface

TTL-to-Open-Collector Translation

Use Scenario: Interfacing microprocessor data/address buses to legacy peripherals requiring wired-AND handshake signaling.

IC Role / Device Role / Timing Role: Level-shifting and current-boosting buffer between TTL logic and open-collector bus protocols (e.g., IEEE-488 GPIB).

Use Value: 24 mA sink capability ensures reliable low-level assertion across long traces; dual OE supports bidirectional flow control.

Use Scenario: Converting standard TTL output signals to open-collector format for interrupt request (IRQ) or ready (READY) lines.

IC Role / Device Role / Timing Role: Signal conditioner that replaces discrete transistor pull-down stages with integrated, matched-output drivers.

Use Value: Matched tPLH/tPHL delays (<3 ns skew between outputs) preserve timing integrity in multi-line control signals.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ALS244N	Identical pinout and function but lacks dual independent OE; uses single OE for all 8 outputs.	Suitable for simpler unidirectional buffering where channel-level enable control is unnecessary.	Choose SN74ALS244N when cost sensitivity outweighs need for per-channel gating.
SN74AS760DW	Same pinout and architecture but AS-family: faster (1–7 ns delays), higher drive (64 mA), wider temp range (0°C–70°C same, but military variant available).	Better suited for high-speed bus backplanes or systems requiring tighter timing margins.	Choose SN74AS760DW only if design requires sub-10 ns propagation or >24 mA sink capability.

Compared with SN74ALS244N, SN74ALS760DWG4 provides finer-grained bus control via dual OE; compared with SN74AS760DW, it trades speed and drive strength for lower power consumption (15 mA ICC vs. 32 mA) and proven ALS-family stability in legacy systems.

Availability

SN74ALS760DWG4 is available at Aetrix Electronics and suitable for memory address buffering, system clock distribution, and bus transceiver interface applications requiring stable component supply and long-term industrial availability.

Supply support for SN74ALS760DWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader with over 90 years of analog and logic innovation, serving automotive, industrial, and communications markets.

SN74ALS760DWG4 belongs to the 74ALS advanced low-power Schottky logic family, engineered for high-density, low-power bus interface and memory addressing in commercial-grade computing and control systems.

FAQ

What is the maximum output sink current specification for SN74ALS760DWG4?

The SN74ALS760DWG4 is rated for 24 mA low-level output current (IOL) per output pin under recommended operating conditions (VCC = 4.5 V, TA = 0°C to 70°C). This value ensures reliable drive into standard 5-V TTL loads and common bus termination schemes without exceeding VOL limits.

Does SN74ALS760DWG4 support true 3-state operation?

No, SN74ALS760DWG4 does not provide 3-state (high-impedance) outputs. It features open-collector outputs that go to high-impedance when disabled via OE, but require external pull-up resistors to assert logic HIGH. This architecture eliminates 3-state overlap timing concerns while retaining bus-sharing capability.

Can SN74ALS760DWG4 be used as a direct replacement for SN74ALS244?

SN74ALS760DWG4 shares the same SOIC-20 footprint and core buffering function with SN74ALS244, but differs in control architecture: SN74ALS760DWG4 offers two independent OE inputs (1OE, 2OE) versus one shared OE. Pin-for-pin replacement is possible only if the host design accommodates separate enable signals or ties both OEs together.

What is the recommended pull-up resistor value for SN74ALS760DWG4 open-collector outputs?

For SN74ALS760DWG4, a 1–2.2 kΩ pull-up to 5 V is typical. At 24 mA sink and 0.4 V VOL, a 2.2 kΩ resistor yields ~2.1 V at the output node under load - sufficient for TTL input thresholds. Lower values improve rise time but increase static power; verify against bus capacitance and timing requirements.

Is SN74ALS760DWG4 RoHS compliant?

Yes, SN74ALS760DWG4 is RoHS compliant, with NiPdAu (nickel-palladium-gold) lead finish and Level-1 moisture sensitivity rating (MSL-1, unlimited floor life at ≤30°C/60% RH), per TI's official packaging addendum dated July 2026.

SN74ALS760DWG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ALS

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 4

Input Type:: -

Output Type:: Open Collector

Current - Output High, Low:: -, 24mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SOIC

SN74ALS760DWG4 FAQ

1.How can I place an order for SN74ALS760DWG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74ALS760DWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74ALS760DWG4 reliable?

The price and inventory of SN74ALS760DWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74ALS760DWG4 is usually 5 days.

3.What payment methods are accepted for SN74ALS760DWG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74ALS760DWG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74ALS760DWG4?

SN74ALS760DWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74ALS760DWG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74ALS760DWG4?

For technical support, including SN74ALS760DWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74ALS760DWG4 requirements.

6.How does Aetrix verify that SN74ALS760DWG4 is sourced from the original manufacturer or authorized distributors?

All SN74ALS760DWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74ALS760DWG4 meets industry standards.

7.What is the process for return or replacement of SN74ALS760DWG4?

All SN74ALS760DWG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74ALS760DWG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74ALS760DWG4 part is unused and in its original packaging.

Return procedure for SN74ALS760DWG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…