Texas Instruments SN74AS874NT
- Part No.:
- SN74AS874NT
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74AS874NT.pdf
- Description:
- IC FF D-TYPE DUAL 4BIT 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,736
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AS874NT from Texas Instruments is a dual 4-bit D-type edge-triggered flip-flop with noninverting 3-state outputs, designed as a bus-oriented register driver. It features asynchronous clear (CLR), true logic outputs, 125 MHz max clock frequency, 48 mA output drive capability, and operates from 4.5 V to 5.5 V across 0°C to 70°C. It is used in high-speed bidirectional bus interfaces and I/O port buffering.
For engineers reviewing the SN74AS874NT datasheet, SN74AS874NT pinout, SN74AS874NT application, or SN74AS874NT equivalent, key selection considerations include its 24-pin plastic DIP (NT) package, 3-state bus-driving capability, asynchronous reset timing (min 2 ns pulse width), propagation delays under 10.5 ns, and compatibility with TTL-level signaling in legacy industrial control and data acquisition systems.
Technical Context
This device implements two independent 4-bit edge-triggered D flip-flop sections, each with individual clock (CLK), clear (CLR), and output-enable (OE) controls. Data is latched on the low-to-high transition of CLK; CLR asynchronously forces Q outputs low regardless of clock state.
The 3-state outputs support direct bus connection with controlled enable/disable timing-tPZH/tPHZ (2–6 ns) and tPZL/tPLZ (2–7.5 ns) ensure fast bus release and acquisition. Its AS-family silicon delivers higher speed and stronger drive than ALS variants while maintaining TTL-compatible input thresholds and output voltage levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Type | True-output dual 4-bit D-type flip-flop with 3-state bus drivers |
| Max Clock Frequency | 125 MHz - supports high-speed synchronous data capture in legacy backplane and parallel bus systems |
| Output Drive | ±48 mA - drives heavy capacitive loads and multiple TTL inputs without external buffers |
| Propagation Delay | tPLH/tPHL ≤ 10.5 ns - enables sub-8 ns system timing margins at 100+ MHz operation |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5 V TTL power rails and tolerant of rail droop |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade industrial and test equipment environments |
| Input Thresholds | VIH = 2.0 V, VIL = 0.8 V - ensures robust noise immunity and interoperability with 5 V CMOS/TTL logic families |
Pinout & Package
SN74AS874NT is supplied in a 24-pin plastic dual-in-line package (DIP), 300-mil width, with through-hole mounting and standard JEDEC MO-058 AA footprint. Pin 1 is located at the top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13, 24 | VCC / GND / NC | Pin 1 = 1CLR; Pin 13 = GND; Pin 24 = VCC - power and primary control pins placed for noise isolation and decoupling |
| 2, 11, 14, 23 | OE | Output-enable inputs for both 4-bit sections - active-low control allows independent bus arbitration per register bank |
| 3–6, 7–10 | D1–D4 (two banks) | Data inputs synchronized to rising CLK edge - supports parallel loading of 8-bit register state |
| 12, 15–18, 19–22 | CLK, Q1–Q4 (two banks) | Shared clock input per section; noninverting Q outputs - enables synchronous read/write of 4-bit words per side |
| 1, 24 | 1CLR / 2CLR | Asynchronous clear inputs - force respective Q outputs low independently of clock, enabling fast register reset |
Key Features
| Feature | Design Value |
|---|---|
| Bus-structured pinout | Minimizes PCB trace skew between D/Q/CLK signals - improves timing margin in parallel data paths |
| 3-state buffer-type outputs | Enables direct connection to shared data buses without external transceivers or isolation logic |
| Asynchronous clear (CLR) | Allows immediate register reset without waiting for next clock edge - critical for fault recovery and initialization |
| TTL-compatible input thresholds | VIH = 2.0 V / VIL = 0.8 V ensures reliable interfacing with legacy 5 V microcontrollers and peripheral ICs |
| High-speed AS-family silicon | Delivers 125 MHz operation and sub-11 ns propagation - outperforms ALS variants by >4× in clock rate |
Applications
| Industrial PLC I/O Expansion | Legacy Test Equipment Data Capture |
|---|---|
Use Scenario: Expanding digital I/O capacity in programmable logic controllers using parallel backplane buses. IC Role / Device Role / Timing Role: Dual 4-bit register buffers data from field sensors and drives actuators via 8-bit bidirectional data bus. Use Value: Asynchronous CLR enables deterministic reset during mode transitions; 48 mA drive sustains signal integrity across 12-inch ribbon cables. | Use Scenario: Capturing parallel waveform samples from analog-to-digital converters in automated test systems. IC Role / Device Role / Timing Role: Edge-triggered storage element synchronizing sampled data to system clock before transfer to memory controller. Use Value: 125 MHz clock rating supports ≥100 MSPS sampling rates; tSU = 2 ns allows tight setup windows in high-speed trigger circuits. |
| Embedded Controller Bus Interface | Avionics Maintenance Diagnostic Port |
Use Scenario: Interfacing an 8-bit microcontroller to external peripherals via multiplexed address/data bus. IC Role / Device Role / Timing Role: Bidirectional bus driver isolating MCU data lines from peripheral load while supporting read/write cycles. Use Value: 3-state OE control enables clean bus turnaround; bus-structured pinout reduces layout complexity and crosstalk. | Use Scenario: Implementing a diagnostic interface between flight control computers and ground maintenance tools. IC Role / Device Role / Timing Role: Synchronized register staging diagnostic status bits for serial upload over MIL-STD-1553 or RS-422 links. Use Value: Noninverting Q outputs preserve bit significance; 0°C to 70°C rating matches avionics environmental qualification requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-bit bus register applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ALS874BN | Slower max clock (30 MHz), lower drive (24 mA), longer propagation delays (≤14 ns) | Suitable for cost-sensitive, lower-speed industrial control where timing margin is relaxed | Select when power consumption (ICC ≤ 32 mA) and thermal budget are prioritized over speed |
| SN74AS874DW | Same electrical specs but SOIC-24 surface-mount package; no through-hole mounting | Used in space-constrained PCBs requiring automated assembly and higher board density | Choose for new designs targeting reflow soldering and reduced footprint; not drop-in for NT socket replacement |
Compared with SN74ALS874BN, SN74AS874NT delivers 4× higher clock rate and 2× stronger drive for demanding bus applications; versus SN74AS874DW, it provides through-hole reliability and serviceability in field-replaceable modules, albeit with larger board area.
Availability
SN74AS874NT is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy test equipment data capture, and embedded controller bus interface applications requiring stable component supply and long-term obsolescence management.
Supply support for SN74AS874NT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74AS874NT belongs to TI's 74AS advanced Schottky TTL logic family, engineered for high-speed, high-drive parallel bus interfacing in legacy and upgrade systems where 5 V TTL compatibility and deterministic timing are essential.
FAQ
What is the maximum clock frequency supported by the SN74AS874NT?
The SN74AS874NT supports a maximum clock frequency of 125 MHz under recommended operating conditions (VCC = 4.5 V to 5.5 V, CL = 50 pF). This specification is verified per TI's SDAS061C datasheet, with tPLH/tPHL propagation delays guaranteed ≤ 10.5 ns. The SN74AS874NT achieves this performance using advanced Schottky TTL process technology, making it suitable for high-speed synchronous register applications where timing precision is critical.
Does the SN74AS874NT have inverting or noninverting outputs?
The SN74AS874NT has noninverting Q outputs, consistent with the SN74AS874 family designation. Each of its two 4-bit sections produces true logic outputs (Q, not Q̅), and its function table confirms that Q follows D on the rising clock edge when CLR is inactive and OE is low. This distinguishes it from the SN74AS876 variant, which provides inverting outputs. The SN74AS874NT's noninverting behavior simplifies data path design in register-to-bus transfer applications.
What package type is used for the SN74AS874NT?
The SN74AS874NT uses a 24-pin plastic dual-in-line package (DIP), designated "NT" by Texas Instruments, with 300-mil width and through-hole leads. Mechanical drawings confirm compliance with JEDEC MO-058 AA and MIL-STD-1835 GDIP3-T24 standards. This package supports socket-based prototyping, field replacement, and legacy board assembly - unlike the SOIC-24 (DW) variant, the NT package is not surface-mount and requires wave or hand soldering.
Can the SN74AS874NT be used as a bidirectional bus driver?
Yes, the SN74AS874NT can serve as a bidirectional bus driver when paired with complementary devices or used in systems where direction control is managed externally. Its dual 4-bit structure, independent OE inputs per section, and 3-state outputs allow selective enabling/disabling of each 4-bit bank onto a shared bus. While it does not integrate direction control logic internally, its bus-structured pinout and strong ±48 mA drive make it ideal for implementing discrete bidirectional data paths in industrial backplanes and test instrumentation, as confirmed in TI's functional description.
What is the purpose of the CLR input on the SN74AS874NT?
The CLR (clear) input on the SN74AS874NT is an asynchronous, active-low control that forces the corresponding Q outputs low immediately - independent of the clock signal. Each 4-bit section has its own CLR pin (Pin 1 for Section 1, Pin 24 for Section 2), enabling independent reset of register banks. This function is essential for system initialization, error recovery, and deterministic state clearing in real-time control applications. The minimum CLR pulse width is specified as 2 ns, ensuring compatibility with fast logic families in the SN74AS874NT's timing budget.
SN74AS874NT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AS
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Master Reset
- Type:
- D-Type
- Output Type:
- Tri-State, Non-Inverted
- Number of Elements:
- 2
- Number of Bits per Element:
- 4
- Clock Frequency:
- 125 MHz
- Max Propagation Delay @ V, Max CL:
- 10.5ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 15mA, 48mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 133 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
SN74AS874NT FAQ
1.How can I place an order for SN74AS874NT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AS874NT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AS874NT reliable?
The price and inventory of SN74AS874NT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AS874NT is usually 5 days.
3.What payment methods are accepted for SN74AS874NT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AS874NT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AS874NT?
SN74AS874NT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AS874NT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AS874NT?
For technical support, including SN74AS874NT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AS874NT requirements.
6.How does Aetrix verify that SN74AS874NT is sourced from the original manufacturer or authorized distributors?
All SN74AS874NT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AS874NT meets industry standards.
7.What is the process for return or replacement of SN74AS874NT?
All SN74AS874NT units undergo pre-shipment inspection (PSI). If there is an issue with SN74AS874NT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AS874NT part is unused and in its original packaging.
Return procedure for SN74AS874NT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AS874NT Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

