Texas Instruments SN74AUC1G126DBVR
- Part No.:
- SN74AUC1G126DBVR
- Manufacturer:
- Texas Instruments
- Package:
- SC-74A, SOT-753
- Datasheet:
-
SN74AUC1G126DBVR.pdf
- Description:
- IC BUF NON-INVERT 2.7V SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:7,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUC1G126DBVR from Texas Instruments is a single-channel CMOS bus buffer gate with tri-state output, designed for 1.65–1.95 V operation and 3.6-V I/O tolerant inputs. It delivers ±8 mA output drive at 1.8 V, achieves 1.6 ns typical propagation delay (CL = 15 pF), and supports partial power-down via Ioff. It is used in portable audio interfaces and LED indicator circuits where low-voltage logic translation and bus isolation are required.
For engineers reviewing the SN74AUC1G126DBVR datasheet, SN74AUC1G126DBVR pinout, SN74AUC1G126DBVR application, or SN74AUC1G126DBVR equivalent, key selection criteria include its 1.8-V optimized timing, 3.6-V input tolerance for mixed-voltage systems, tri-state control via OE, sub-1-V operability, and NanoFree™ SOT-23 package footprint compatibility.
Technical Context
The SN74AUC1G126DBVR implements a non-inverting buffer (Y = A) with active-high output enable (OE). Its balanced CMOS push-pull output stage enables symmetrical sourcing/sinking capability up to ±8 mA at 1.8 V, while standard CMOS inputs support fast edge rates (≤10 ns/V at 1.65–1.95 V) and tolerate voltages up to 3.6 V independent of VCC.
It features integrated negative clamping diodes on all I/O pins, Ioff circuitry that disables outputs and limits leakage to ±10 µA when VCC = 0 V, and guaranteed high-impedance state during power sequencing when OE is pulled low via external resistor. The device operates across –40°C to +85°C with supply range 0.8–2.7 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 2.7 V - supports ultra-low-voltage operation down to sub-1-V and mixed-mode interfacing |
| tpd (A→Y) | 1.6 ns max at 1.8 V, CL = 15 pF - enables high-speed signal buffering in compact portable designs |
| Ioff Leakage | ±10 µA at VCC = 0 V - prevents back-drive current and enables safe partial power-down in multi-rail systems |
| IOH/IOL | ±8 mA at VCC = 1.65 V - sufficient to directly drive LEDs or interface with 1.8-V logic without external buffers |
| Input Tolerance | Up to 3.6 V - allows level-shifting from 3.3-V or 2.5-V sources into 1.8-V domains without external components |
| ICC (max) | 10 µA - minimizes quiescent power in battery-powered applications such as PDA and portable audio |
| ESD Rating | ±2000-V HBM - meets industrial robustness requirements for handheld and consumer electronics |
Pinout & Package
SOT-23 (DBV) 5-pin package: 2.90 mm × 1.60 mm body, 0.95 mm height, gull-wing leads, RoHS-compliant NiPdAu finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Active-high output enable input | Drives Y high-impedance when low; requires pulldown resistor for power-up safety |
| 2 - A | Non-inverting data input | Accepts 0.8–3.6 V signals; standard CMOS input with ≤2.5 pF capacitance |
| 3 - GND | Ground reference | Return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 4 - Y | Tri-state buffered output | Delivers inverted or non-inverted logic (Y = A) with ±8 mA drive and <0.45 V VOL at 1.65 V |
| 5 - VCC | Positive supply | Power source for core logic; requires local 0.1-µF bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| NanoFree™ packaging | Dies-as-package construction reduces footprint to 2.90 mm × 1.60 mm - eliminates bond wires and mold compound for improved thermal performance and board space savings |
| Ioff partial power-down | Enables safe insertion/removal in live backplanes and hot-swap systems by disabling outputs and limiting leakage to ±10 µA when unpowered |
| 3.6-V I/O tolerance | Allows direct connection to 3.3-V microcontrollers or sensors without level shifters - simplifies BOM and routing in mixed-voltage embedded systems |
| Sub-1-V operability | Functional at 0.8 V VCC - supports emerging ultra-low-power architectures and energy-harvesting applications |
| Low dynamic power | Cpd = 15 pF at 1.8 V - reduces switching power consumption in high-frequency clock distribution or data bus applications |
Applications
| LED Indicator Interface | Low-Voltage Bus Isolation |
|---|---|
Use Scenario: Driving status LEDs from an MCU GPIO in a portable media player or tablet. IC Role / Device Role / Timing Role: Non-inverting buffer with tri-state control isolates MCU pin from LED load and enables shared bus lines. Use Value: ±8 mA drive at 1.8 V eliminates need for discrete transistor driver; 3.6-V input tolerance accommodates 3.3-V MCU outputs. |
Use Scenario: Isolating memory or peripheral address/data lines in SSD controller or embedded PC. IC Role / Device Role / Timing Role: Single-line bus buffer with OE-controlled tri-state output prevents contention during read/write arbitration. Use Value: 1.6 ns tpd ensures timing compliance in 100+ MHz data paths; Ioff protects powered-down peripherals from back-drive. |
| Portable Audio Signal Routing | Power Supply Sequencing Monitor |
Use Scenario: Enabling/disabling audio codec control signals (e.g., reset, mute) in Bluetooth headset or wireless speaker. IC Role / Device Role / Timing Role: Level-translating buffer between 1.8-V SoC and 3.3-V audio ICs with precise OE timing control. Use Value: 10 µA ICC extends battery life; 3.6-V input tolerance avoids external level shifters for control line translation. |
Use Scenario: Monitoring power-good signals across multiple rails (e.g., 1.2-V core, 3.3-V I/O) in AC/DC supply controllers. IC Role / Device Role / Timing Role: Voltage-tolerant buffer conditions and forwards PG signals to system supervisor IC with minimal propagation delay. Use Value: Sub-1-V operability allows monitoring of early-rail startup; ±2000-V HBM withstands ESD events in industrial power modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Wider VCC range (1.65–5.5 V); higher ICC (max 10 µA same, but higher dynamic current); slower tpd (2.5 ns @ 3.3 V) | Better suited for 3.3-V or 5-V systems; less optimal for sub-1.8-V operation | Select when interfacing with legacy 3.3-V logic and higher supply margins are acceptable |
| NC7SZ126P5X | Smaller SC-70-5 package (2.0 × 1.25 mm); similar 1.65–5.5 V range; slightly higher VOL (0.55 V @ 1.8 V, 8 mA) | Higher density placement possible; lower drive strength may require verification for LED loads | Prefer when PCB area is constrained and 3.3-V compatibility is needed over ultra-low-VCC optimization |
Compared with SN74LVC1G126DBVR and NC7SZ126P5X, the SN74AUC1G126DBVR offers superior speed and lower VCC minimum for 1.8-V-centric designs, while its 3.6-V input tolerance provides broader interoperability than NC7SZ126P5X's 5.5-V rating without sacrificing nano-footprint efficiency.
Availability
SN74AUC1G126DBVR is available at Aetrix Electronics and suitable for portable audio interfaces, LED indicator circuits, and low-voltage bus isolation requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for SN74AUC1G126DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in power management, signal chain, and logic devices.
The SN74AUC1G126DBVR belongs to TI's AUC ultra-low-voltage logic family, engineered specifically for high-speed, low-power operation in portable and battery-constrained applications operating at 1.8 V and below.
FAQ
What is the recommended pull-down resistor value for OE on SN74AUC1G126DBVR?
The OE pin must be tied to GND through a pulldown resistor to ensure high-impedance state during power-up. TI specifies the minimum resistance based on the driver's current-sinking capability - typically 10 kΩ is sufficient for most applications. For high-noise environments, a lower value (e.g., 4.7 kΩ) improves noise immunity without excessive current draw, since ICC remains ≤10 µA.
Can SN74AUC1G126DBVR operate reliably at 0.9 V VCC?
Yes, SN74AUC1G126DBVR is fully specified from 0.8 V to 2.7 V. At 0.9 V, it maintains functional logic behavior with verified VIH/VIL thresholds and sub-10 µA ICC. However, propagation delay increases (e.g., ~4.5 ns at 0.8 V, CL = 15 pF), and output drive drops to ~±0.7 mA - adequate for low-load signaling but not for driving LEDs or heavy capacitive loads.
Does SN74AUC1G126DBVR support hot-swap applications?
Yes, SN74AUC1G126DBVR supports hot-swap via its Ioff feature: when VCC = 0 V, all I/O pins enter high-impedance with ±10 µA leakage, preventing back-drive current into powered circuitry. This makes it suitable for live-insertion scenarios in modular SSDs or field-replaceable embedded modules where rail sequencing is uncontrolled.
Is SN74AUC1G126DBVR pin-compatible with other 5-pin logic buffers?
SN74AUC1G126DBVR uses standard SOT-23 (DBV) pinout (OE-A-GND-Y-VCC), matching industry-standard 5-pin logic buffers like SN74LVC1G126DBVR and NC7SZ126P5X. Mechanical compatibility is confirmed, but electrical differences (VCC range, drive strength, timing) require validation in final design - it is not a drop-in replacement without review.
What is the maximum capacitive load SN74AUC1G126DBVR can drive while maintaining timing specs?
TI characterizes SN74AUC1G126DBVR at CL = 15 pF and CL = 30 pF. At 1.8 V, tpd increases from 1.6 ns (15 pF) to 2.5 ns (30 pF); ten/tdis scale similarly. For reliable timing margin, keep total load ≤30 pF - including trace capacitance (~0.1–0.2 pF/mm), probe effects, and receiver input capacitance. Exceeding this degrades edge integrity and may cause setup/hold violations.
SN74AUC1G126DBVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUC
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 9mA, 9mA
- Voltage - Supply:
- 0.8V ~ 2.7V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
SN74AUC1G126DBVR FAQ
1.How can I place an order for SN74AUC1G126DBVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUC1G126DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUC1G126DBVR reliable?
The price and inventory of SN74AUC1G126DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUC1G126DBVR is usually 5 days.
3.What payment methods are accepted for SN74AUC1G126DBVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUC1G126DBVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUC1G126DBVR?
SN74AUC1G126DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUC1G126DBVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUC1G126DBVR?
For technical support, including SN74AUC1G126DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUC1G126DBVR requirements.
6.How does Aetrix verify that SN74AUC1G126DBVR is sourced from the original manufacturer or authorized distributors?
All SN74AUC1G126DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUC1G126DBVR meets industry standards.
7.What is the process for return or replacement of SN74AUC1G126DBVR?
All SN74AUC1G126DBVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUC1G126DBVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUC1G126DBVR part is unused and in its original packaging.
Return procedure for SN74AUC1G126DBVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUC1G126DBVR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
