My Inquiry
My Account
Texas Instruments SN74AUP1G125DRYR
- Part No.:
- SN74AUP1G125DRYR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
SN74AUP1G125DRYR.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6SON
- Quantity:
- Payment:
- Shipping:
Inventory:24,168
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G125DRYR from Texas Instruments is a single low-power 3-state bus buffer gate with active-low output enable (OE), operating across 0.8 V to 3.6 V supply range. It delivers 4 mA drive at 3 V, features 1.5 pF input capacitance and 4.6 ns max propagation delay at 3.3 V, and supports partial-power-down via Ioff. It is used in portable audio docks, SSDs, and tablet I/O expansion where space-constrained, low-noise signal buffering is required.
For engineers reviewing the SN74AUP1G125DRYR datasheet, SN74AUP1G125DRYR pinout, SN74AUP1G125DRYR application, or SN74AUP1G125DRYR equivalent, key selection criteria include its 6-pin SON package (1.45 mm × 1.00 mm), 3.6-V I/O tolerance for mixed-voltage interfacing, input-disable capability for floating inputs, and guaranteed 0.9 µA max ICC at 25°C - critical for battery-powered system standby integrity.
Technical Context
The SN74AUP1G125DRYR implements a noninverting buffer with active-low 3-state control: when OE is low, Y follows A; when OE is high, Y enters high-impedance state. Its balanced CMOS push-pull output drives ±4 mA at 3 V while maintaining <10% overshoot/undershoot relative to VCC.
It incorporates Ioff circuitry that disables all I/O paths at 0 V supply, preventing backflow current during partial power-down. Input hysteresis improves noise immunity for slow transitions, and standard CMOS inputs support 5.5-V tolerance - enabling level-shifting from higher-voltage controllers into lower-VCC logic domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without external level shifters |
| tpd (max) | 4.6 ns at 3.3 V, CL = 5 pF - supports signal routing up to ~100 MHz in short-trace, low-capacitance applications |
| ICC (max) | 0.9 µA at TA = 25°C - ensures ultra-low quiescent current for always-on subsystems in portable devices |
| Ioff (max) | 0.6 µA at –40°C to +85°C - guarantees safe isolation during partial power-down without external blocking components |
| CI (typ) | 1.5 pF - minimizes capacitive loading on upstream drivers, preserving signal edge rate and reducing crosstalk |
| IOZ (max) | 0.5 µA at 3.6 V - maintains high-impedance integrity during 3-state operation, preventing leakage-induced logic errors |
| VIH/VIL Thresholds | VIL ≤ 0.35×VCC (at VCC ≥ 1.1 V); VIH ≥ 0.65×VCC - provides robust noise margins across full VCC range |
Pinout & Package
SN74AUP1G125DRYR uses a 6-pin SON package (DRY) with 1.45 mm × 1.00 mm body size and 0.5-mm pitch. Exposed thermal pad enhances thermal performance in compact layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Active-low output enable input | Drives Y into high-Z when high; must be pulled up to VCC during power sequencing to avoid undefined output state |
| 2 - A | Buffer input | Noninverting data input with hysteresis; accepts 0–3.6 V signals and tolerates up to 5.5 V per TI application note |
| 3 - GND | Ground reference | Primary return path for I/O and supply currents; connects to exposed thermal pad for improved θJA |
| 4 - Y | Buffer output | 3-state CMOS output capable of sourcing/sinking ±4 mA at 3 V; exhibits <10% VCC overshoot/undershoot |
| 5 - NC | No connection | Internally unconnected; must remain floating - no routing or soldering permitted |
| 6 - VCC | Positive supply | Power rail for core logic and I/O; supports 0.8–3.6 V; decoupling capacitor (0.1 µF) required within 2 mm |
Key Features
| Feature | Design Value |
|---|---|
| Input-disable capability | Allows A and OE to float without causing excessive ICC or undefined behavior - eliminates need for external pull resistors in sleep modes |
| Ioff partial-power-down support | Blocks current flow between powered and unpowered sections of a board, meeting IPC-TR-579 reliability requirements for multi-rail systems |
| 3.6-V I/O tolerance | Enables direct connection to 3.3-V or 5-V controllers while operating from 1.8-V or 2.5-V rails - simplifies voltage translation in mixed-signal SoC interfaces |
| Low dynamic power (Cpd = 4 pF) | Reduces switching current by >50% vs. older AUC family at same frequency - extends battery life in always-listening sensor nodes |
| Input hysteresis | Improves noise immunity for slow-rising signals (e.g., mechanical switch debouncing or long PCB traces), eliminating need for external Schmitt triggers |
Applications
| Audio Dock Interface | SSD Host Interface Buffer |
|---|---|
|
Use Scenario: Level-shifting and buffering I²C or GPIO signals between a 3.3-V host MCU and 1.8-V audio codec in portable docking stations. IC Role / Device Role / Timing Role: Noninverting 3-state buffer providing bidirectional signal integrity with 3.6-V tolerant inputs and 1.5-pF loading. Use Value: Eliminates discrete level translators; 4.6 ns tpd ensures timing compliance for 100-kHz I²C clock stretching without added latency. |
Use Scenario: Isolating and driving status LEDs and configuration pins on client SSD modules powered by 1.2-V or 1.8-V rails. IC Role / Device Role / Timing Role: Low-quiescent-current buffer enabling LED drive up to 4 mA while maintaining <0.9 µA standby draw. Use Value: Replaces discrete MOSFET+resistor LED drivers; Ioff prevents backfeed from 3.3-V LED supply into 1.2-V SSD controller during sleep. |
| Tablet I/O Expansion | Wireless Peripheral Hub |
|
Use Scenario: Expanding GPIO count from an application processor to manage USB-C accessory detection, button inputs, and sensor interrupts. IC Role / Device Role / Timing Role: Single-line buffer with OE-controlled tristate enabling shared bus arbitration among multiple peripherals. Use Value: 6-pin SON footprint saves >40% board area vs. SOT-23 alternatives; 0.8-V min VCC supports integration into ultra-low-power subsystems. |
Use Scenario: Driving status indicators and enabling/disabling RF module power rails in Bluetooth headsets and wireless mice. IC Role / Device Role / Timing Role: Active-low enabled buffer controlling enable lines for LDOs or RF switches with precise timing control. Use Value: 1.5 pF CI and 4.6 ns tpd ensure clean enable edges for fast-switching PMICs; input hysteresis rejects EMI from nearby 2.4-GHz antennas. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 µA typ); no Ioff; 5-pin SOT-23 package | Lacks partial-power-down support; unsuitable for mixed-rail hot-plug scenarios requiring Ioff | Choose for 5-V legacy systems where Ioff is unnecessary and board space allows larger SOT-23 footprint |
| SN74AUP2G125DCUR | Dual-channel version in 8-pin VSSOP; identical electrical specs per channel; double the drive capability per package | Requires two independent OE controls; occupies more area than single-channel DRYR; better for dense dual-signal routing | Choose when buffering two synchronous signals (e.g., I²C SDA/SCL) and layout permits 8-pin package |
Compared with SN74LVC1G125DBVR, SN74AUP1G125DRYR offers 20× lower ICC and Ioff protection but requires tighter VCC control below 1.65 V; compared with SN74AUP2G125DCUR, it reduces component count and board area by 50% in single-line applications while delivering identical per-channel performance.
Availability
SN74AUP1G125DRYR is available at Aetrix Electronics and suitable for portable audio docks, SSD host interfaces, tablet I/O expansion, and wireless peripheral hubs requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for SN74AUP1G125DRYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in low-power logic, precision analog, and power management ICs.
The SN74AUP1G125DRYR belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, designed specifically for battery-powered portable electronics requiring sub-µA standby current, wide VCC flexibility, and robust I/O tolerance without sacrificing speed.
FAQ
What is the minimum recommended pull-up resistor value for OE on SN74AUP1G125DRYR?
The minimum OE pull-up resistor value depends on the driver's current-sinking capability. Per TI SCES595N, OE must be tied to VCC through a pullup resistor to ensure high-impedance state during power-up. For typical 3.3-V operation with ≤100-µA sink current, a 10-kΩ resistor is sufficient. SN74AUP1G125DRYR datasheet Figure 8 shows valid values ranging from 4.7 kΩ to 100 kΩ based on system noise margin and rise-time requirements.
Does SN74AUP1G125DRYR support true 5-V input tolerance?
SN74AUP1G125DRYR supports input voltages up to 5.5 V regardless of VCC, as confirmed in Section 6.1 Absolute Maximum Ratings and Application Note SCBA004. This overvoltage tolerance enables safe interfacing with 5-V microcontrollers while operating from 1.8-V or 2.5-V supplies - but output swing remains limited to VCC, not 5 V.
Can SN74AUP1G125DRYR drive an LED directly?
Yes - SN74AUP1G125DRYR can source up to 4 mA at 3 V (per Section 6.3), sufficient for indicator LEDs with series resistors ≥1 kΩ. However, it is not rated for continuous 20-mA LED drive; TI recommends using dedicated LED drivers like TLC59108 for high-brightness applications. SN74AUP1G125DRYR is optimized for signal integrity, not power delivery.
How does the Ioff feature function in SN74AUP1G125DRYR during power sequencing?
When VCC = 0 V, SN74AUP1G125DRYR's Ioff circuitry places both A and Y terminals in high-impedance state, limiting leakage to ≤0.6 µA (Section 6.6). This prevents backflow current from powered downstream circuits into the unpowered buffer - critical for hot-plug interfaces and multi-rail systems. OE state is irrelevant during Ioff activation.
Is the NC pin on SN74AUP1G125DRYR electrically connected internally?
No - Pin 5 (NC) on SN74AUP1G125DRYR is a no-connect terminal with no internal bond wire or silicon connection. TI's mechanical drawing and Pin Functions table explicitly designate it as "No connection". It must remain unconnected on PCB; soldering or routing to this pin may cause assembly defects or latent reliability issues.
SN74AUP1G125DRYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
SN74AUP1G125DRYR FAQ
1.How can I place an order for SN74AUP1G125DRYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G125DRYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G125DRYR reliable?
The price and inventory of SN74AUP1G125DRYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G125DRYR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G125DRYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G125DRYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G125DRYR?
SN74AUP1G125DRYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G125DRYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G125DRYR?
For technical support, including SN74AUP1G125DRYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G125DRYR requirements.
6.How does Aetrix verify that SN74AUP1G125DRYR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G125DRYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G125DRYR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G125DRYR?
All SN74AUP1G125DRYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G125DRYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G125DRYR part is unused and in its original packaging.
Return procedure for SN74AUP1G125DRYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G125DRYR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
