My Inquiry
My Account
Texas Instruments SN74AUP1G126DBVR
- Part No.:
- SN74AUP1G126DBVR
- Manufacturer:
- Texas Instruments
- Package:
- SC-74A, SOT-753
- Datasheet:
-
SN74AUP1G126DBVR.pdf
- Description:
- IC BUF NON-INVERT 3.6V SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:7,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G126 from Texas Instruments is a low-power single bus buffer gate with tri-state output, designed for point-to-point signal routing in battery-powered portable systems. It features 3.3-V I/O tolerance, 0.8 V to 3.6 V supply range, 4.6 ns max propagation delay at 3.3 V, and Ioff support for partial-power-down operation - enabling use in SSDs, tablets, and wireless peripherals.
For engineers reviewing the SN74AUP1G126 datasheet, SN74AUP1G126 pinout, SN74AUP1G126 application, or SN74AUP1G126 equivalent, key selection criteria include its ultra-low ICC (0.9 µA max), 1.5 pF input capacitance, tri-state enable timing (ten/tdis), and SOT-23-5 package compatibility with space-constrained PCB layouts.
Technical Context
This device implements a non-inverting buffer with active-high output-enable control (OE), delivering Y = A logic functionality. Its balanced CMOS push-pull output drives up to ±4 mA at 3.3 V while maintaining overshoot/undershoot <10% of VCC.
The AUP family uses optimized process and circuit design to achieve sub-1 µA static current across 0.8–3.6 V operation, with Ioff limiting leakage to 0.6 µA over temperature when powered down - critical for mixed-voltage domain isolation in portable electronics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - supports direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters |
| tpd (max) | 4.6 ns at 3.3 V, CL = 5 pF - enables reliable 100+ MHz data routing in short trace applications |
| ICC (max) | 0.9 µA at TA = –40°C to +85°C - extends battery life in always-on sensor or standby circuits |
| Ioff (max) | 0.6 µA at TA = –40°C to +85°C - prevents back-current damage during hot-insertion or partial power-down |
| Ci (typ) | 1.5 pF - minimizes capacitive loading on driving MCU GPIOs or clock lines |
| IOZ (max) | 0.5 µA at VCC = 3.6 V - ensures stable high-impedance state during OE deassertion |
| ESD HBM | 2000 V - meets Class II latch-up immunity per JESD 78, suitable for handheld assembly environments |
Pinout & Package
SOT-23-5 (DBV) package: 1.60 mm × 2.90 mm body, 0.95 mm height, gull-wing leads, RoHS-compliant, thermal resistance RθJA = 230.5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Input | Active-high output enable; must be pulled low via resistor during power-up to guarantee tri-state default |
| 2 - A | Input | Non-inverting data input; supports floating conditions via input-disable feature |
| 3 - GND | Power | Ground reference; shared return path for all internal logic and I/O |
| 4 - Y | Output | Tri-state buffered output; high-impedance when OE = L, driven high/low when OE = H |
| 5 - VCC | Power | Positive supply; 3.6-V tolerant - allows mixed-supply operation with higher-voltage peripherals |
Key Features
| Feature | Design Value |
|---|---|
| Input-disable capability | Allows A input to float without causing undefined logic states or increased ICC |
| Ioff partial-power-down | Disables outputs and limits I/O leakage to ≤0.6 µA when VCC = 0 V - safe for hot-swap interfaces |
| 3.6-V I/O tolerance | Permits connection to 3.3-V signals even when VCC = 1.8 V - eliminates external level translators |
| Low noise switching | Overshoot/undershoot limited to <10% of VCC - reduces EMI in noise-sensitive audio and RF subsystems |
| NanoStar™ packaging | Dies-as-package construction enables smallest footprint in SOT-23-5 class - ideal for ultra-thin mobile PCBs |
Applications
| SSD Data Path Isolation | Tablet Touch Controller Interface |
|---|---|
Use Scenario: Isolating NAND flash command/address lines from host controller during sleep mode in client SSDs. IC Role / Device Role / Timing Role: Tri-state buffer enabling/disabling signal paths under firmware control to reduce standby leakage. Use Value: Ioff ≤0.6 µA prevents back-current into powered-down NAND die, preserving data retention and extending sleep battery life. | Use Scenario: Routing I²C or SPI signals between application processor and capacitive touch controller in enterprise tablets. IC Role / Device Role / Timing Role: Level-shifting buffer with 3.6-V I/O tolerance, allowing 3.3-V touch IC interfacing with 1.8-V SoC GPIOs. Use Value: Eliminates need for discrete level shifters; 4.6 ns tpd ensures timing margin for 1 MHz I²C and 10 MHz SPI. |
| Wireless Peripheral Power Management | Portable Audio Dock Signal Routing |
Use Scenario: Enabling/disabling audio codec data lines in Bluetooth headsets during link dormancy. IC Role / Device Role / Timing Role: Low-power buffer gated by BLE SoC's sleep-wake signal to cut off unused analog paths. Use Value: ICC ≤0.9 µA minimizes quiescent draw; input-disable avoids pull-up resistors on floating codec control pins. | Use Scenario: Buffering USB audio DAC output to headphone amplifier in compact audio docks. IC Role / Device Role / Timing Role: Signal integrity-preserving driver isolating sensitive DAC output from noisy power stages. Use Value: Low 1.5 pF Ci and <10% overshoot prevent jitter-induced distortion; 0.8–3.6 V range matches dual-rail dock supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Higher ICC (10 µA typ), 1.65–5.5 V VCC range, no Ioff, 3.3-V I/O not tolerant | Not suitable for partial-power-down or sub-1.65 V operation; requires external level translation below 1.65 V | Select only if system operates ≥1.65 V and does not require hot-swap isolation or ultra-low standby current |
| 74AHC1G126SE-7 | Wider VCC (2–5.5 V), higher drive (±8 mA), no Ioff, 5.5-V I/O tolerance, 10 ns tpd min at 3.3 V | Unsuitable for battery-critical 0.8–1.2 V domains; lacks Ioff protection for mixed-supply hot-plug | Prefer for fixed-line AC-powered devices needing higher drive strength and 5-V compatibility |
Compared with SN74LVC1G126DBVR and 74AHC1G126SE-7, SN74AUP1G126DBVR uniquely delivers sub-1 µA ICC, Ioff-enabled power-domain isolation, and 0.8 V operation - making it the only choice for energy-constrained, multi-voltage portable designs requiring robust tri-state control.
Availability
SN74AUP1G126DBVR is available at Aetrix Electronics and suitable for SSDs, tablets, wireless peripherals, and portable audio docks requiring stable component supply, long-term lifecycle support, and RoHS-compliant SOT-23-5 packaging.
Supply support for SN74AUP1G126DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer markets.
SN74AUP1G126 belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, engineered specifically for extended battery life in portable electronics through minimized static/dynamic power across 0.8–3.6 V operation.
FAQ
What is the maximum propagation delay of SN74AUP1G126DBVR at 3.3 V?
The maximum propagation delay (tpd) of SN74AUP1G126DBVR is 4.6 ns at VCC = 3.3 V ± 0.3 V, CL = 5 pF, and TA = –40°C to +85°C. This value is specified in the Switching Characteristics table (Section 6.6) of the official TI datasheet SCES596G. The SN74AUP1G126DBVR achieves this performance while maintaining ultra-low power consumption, making it suitable for high-speed, low-energy signal routing.
Does SN74AUP1G126DBVR support partial-power-down operation?
Yes, SN74AUP1G126DBVR fully supports partial-power-down operation via its Ioff feature. When VCC = 0 V, all inputs and outputs enter a high-impedance state with leakage current limited to 0.6 µA maximum over temperature. This prevents back-current flow into powered-down sections of the system - a critical capability confirmed in Section 8.3.4 and Electrical Characteristics (Section 6.5) of the SN74AUP1G126DBVR datasheet.
What is the recommended pull-down resistor value for OE on SN74AUP1G126DBVR?
Texas Instruments recommends tying OE to GND through a pulldown resistor to ensure tri-state default during power-up/power-down. The minimum resistor value depends on the current-sinking capability of the driving source; TI specifies that OE must be held low during startup, and typical values range from 10 kΩ to 100 kΩ. This requirement is documented in the Description section and Figure 4 of the SN74AUP1G126DBVR datasheet SCES596G.
Can SN74AUP1G126DBVR interface between 1.8-V and 3.3-V logic domains?
Yes, SN74AUP1G126DBVR supports mixed-voltage operation: its 3.6-V I/O tolerant inputs allow 3.3-V signals to be applied even when VCC = 1.8 V, and its wide 0.8–3.6 V supply range enables direct connection to both 1.8-V and 3.3-V domains. This eliminates external level shifters - a capability explicitly stated in the Features and Recommended Operating Conditions sections of the SN74AUP1G126DBVR datasheet.
Is SN74AUP1G126DBVR pin-compatible with other SOT-23-5 logic buffers?
SN74AUP1G126DBVR uses standard SOT-23-5 pinout (OE-A-GND-Y-VCC), matching industry-standard pin assignments for single-gate buffers like SN74LVC1G126 and 74AHC1G126. However, functional compatibility requires verification of VCC range, Ioff, and timing - SN74AUP1G126DBVR is not a drop-in replacement for parts lacking Ioff or sub-1.2 V operation. Pin mapping is confirmed in Section 5 (Pin Configuration) of the SN74AUP1G126DBVR datasheet.
SN74AUP1G126DBVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
SN74AUP1G126DBVR FAQ
1.How can I place an order for SN74AUP1G126DBVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G126DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G126DBVR reliable?
The price and inventory of SN74AUP1G126DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G126DBVR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G126DBVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G126DBVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G126DBVR?
SN74AUP1G126DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G126DBVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G126DBVR?
For technical support, including SN74AUP1G126DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G126DBVR requirements.
6.How does Aetrix verify that SN74AUP1G126DBVR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G126DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G126DBVR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G126DBVR?
All SN74AUP1G126DBVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G126DBVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G126DBVR part is unused and in its original packaging.
Return procedure for SN74AUP1G126DBVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G126DBVR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
