My Inquiry
My Account
Texas Instruments SN74AUP1G126DBVT
- Part No.:
- SN74AUP1G126DBVT
- Manufacturer:
- Texas Instruments
- Package:
- SC-74A, SOT-753
- Datasheet:
-
SN74AUP1G126DBVT.pdf
- Description:
- IC BUF NON-INVERT 3.6V SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:786
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G126 from Texas Instruments is a low-power single bus buffer gate with tri-state output, designed for point-to-point signal routing in battery-powered portable systems. It features 3.3-V I/O tolerance, 0.8 V to 3.6 V supply range, 4.6 ns max propagation delay at 3.3 V, and Ioff support for partial-power-down operation - enabling use in SSDs, tablets, and wireless peripherals.
For engineers reviewing the SN74AUP1G126 datasheet, SN74AUP1G126 pinout, SN74AUP1G126 application, or SN74AUP1G126 equivalent, key selection criteria include its ultra-low ICC (0.9 µA max), 1.5 pF input capacitance, tri-state enable timing (ten/tdis), and compatibility with mixed-voltage interfaces in space-constrained SOT-23 packages.
Technical Context
This device implements a non-inverting buffer with active-high output-enable control (OE), delivering Y = A logic functionality. Its balanced CMOS push-pull output drives light loads with fast edges while maintaining signal integrity across wide VCC range.
It supports partial-power-down via Ioff circuitry that disables outputs and limits leakage to ≤0.6 µA when VCC = 0 V, preventing backflow current. Input hysteresis improves noise immunity for slow transitions, and overvoltage-tolerant inputs allow signals up to 4.6 V regardless of VCC level.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters |
| tpd (max) | 4.6 ns at 3.3 V, CL = 5 pF - ensures sub-5-ns signal routing for high-speed control paths in portable devices |
| ICC (max) | 0.9 µA at TA = –40°C to +85°C - extends battery life in always-on or low-duty-cycle applications like PDA standby |
| Ioff (max) | 0.6 µA at TA = –40°C to +85°C - guarantees safe isolation during power sequencing in multi-rail systems |
| Ci (typ) | 1.5 pF - minimizes capacitive loading on driving MCU GPIOs, preserving rise/fall times in dense PCB layouts |
| IOZ (max) | 0.5 µA at VCC = 3.6 V - maintains true high-impedance state in tri-state mode, critical for bus arbitration |
| ESD HBM | 2000 V - meets Class II latch-up immunity per JESD 78, supporting robust handling in manufacturing and field use |
Pinout & Package
The SN74AUP1G126DBVT is packaged in a 5-pin SOT-23 (DBV) package measuring 1.60 mm × 2.90 mm, optimized for compact portable designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Input | Active-high output enable; must be pulled low via resistor during power-up/down to guarantee tri-state default |
| 2 - A | Input | Buffer data input; supports floating conditions via input-disable feature and tolerates voltages up to 4.6 V |
| 3 - GND | Power | Ground reference; shared return path for all internal logic and I/O; requires low-inductance connection |
| 4 - Y | Output | Tri-state buffered output; sinks/sources ±20 mA; exhibits <10% overshoot/undershoot relative to VCC |
| 5 - VCC | Power | Positive supply; powers internal logic and output stage; decoupling capacitor required within 1 cm |
Key Features
| Feature | Design Value |
|---|---|
| Input-disable capability | Allows A input to float without causing undefined logic states or excessive current draw |
| Ioff partial-power-down | Prevents back-current flow into powered-down sections, protecting upstream drivers and enabling hot-swap readiness |
| Wide VCC range (0.8–3.6 V) | Eliminates need for external voltage translators in heterogeneous voltage systems such as SSD controllers with 1.2-V cores and 3.3-V interfaces |
| Low dynamic power (Cpd = 4 pF typ) | Reduces switching energy consumption in high-frequency enable/disable cycling, e.g., LED indicator strobing |
| Input hysteresis | Improves noise margin against EMI and crosstalk on long traces or flex cables in tablet hinge assemblies |
Applications
| SSD Controller Interface | Wireless Peripheral Hub |
|---|---|
Use Scenario: Signal buffering between NAND flash controller and host interface in client SSD modules. IC Role / Device Role / Timing Role: Single-line bidirectional buffer isolating 1.2-V controller logic from 3.3-V SATA or PCIe auxiliary signaling lines. Use Value: Enables mixed-voltage interoperability without level shifters while maintaining <5 ns timing budget for status handshaking. | Use Scenario: Driving LED indicators and managing button debouncing in Bluetooth keyboards/mice. IC Role / Device Role / Timing Role: Tri-state buffer controlled by MCU GPIO to multiplex LED drive signals across multiple keys or modes. Use Value: Ultra-low ICC (0.9 µA) extends coin-cell battery life; Ioff prevents leakage when USB port is unpowered. |
| Tablet Display Subsystem | Audio Dock Signal Routing |
Use Scenario: Isolating MIPI DSI clock/data lanes during panel power sequencing in enterprise tablets. IC Role / Device Role / Timing Role: Low-capacitance (1.5 pF) buffer placed near display connector to preserve edge integrity on high-speed differential pairs. Use Value: Minimizes trace reflections and jitter accumulation; supports 0.8-V core voltage compatibility with modern APUs. | Use Scenario: Enabling/disabling analog audio line drivers in portable docking stations with variable power sources. IC Role / Device Role / Timing Role: Output-enabled buffer controlling signal path between codec and headphone jack based on plug detection. Use Value: 3.6-V I/O tolerance allows direct connection to legacy 3.3-V audio ICs; tri-state eliminates pop/click during hot insertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Higher ICC (10 µA typ), narrower VCC range (1.65–5.5 V), no Ioff support | Lacks partial-power-down capability; unsuitable for systems requiring VCC sequencing or hot-swap | Select only if operating exclusively above 1.65 V and full power-down isolation is unnecessary |
| 74AHC1G126GW,125 | Wider VCC (2–5.5 V), higher Cpd (10 pF), no input-disable or Ioff features | Not rated for sub-2-V operation; incompatible with 1.2-V or 1.8-V SoCs common in portable SSDs/tablets | Choose only for legacy 3.3-V/5-V industrial designs where ultra-low power is secondary |
Compared with SN74LVC1G126DBVR and 74AHC1G126GW,125, the SN74AUP1G126DBVT uniquely delivers sub-1-µA static current, 0.8-V operation, and Ioff - making it the sole option for battery-critical, multi-voltage, and hot-plug-sensitive portable subsystems.
Availability
SN74AUP1G126DBVT is available at Aetrix Electronics and suitable for SSD controller interfaces, wireless peripheral hubs, tablet display subsystems, and audio dock signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AUP1G126DBVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The SN74AUP1G126 belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, engineered specifically for battery-powered portable applications demanding minimal static/dynamic power across ultra-wide supply ranges.
FAQ
What is the maximum propagation delay of the SN74AUP1G126DBVT at 3.3 V?
The SN74AUP1G126DBVT has a maximum propagation delay (tpd) of 4.6 ns at VCC = 3.3 V ± 0.3 V, CL = 5 pF, and TA = –40°C to +85°C. This value is specified under worst-case process, voltage, and temperature conditions and ensures reliable timing margins in high-speed control paths. The SN74AUP1G126DBVT achieves this performance while maintaining ultra-low power consumption, distinguishing it from standard LVC or AHC buffers.
Does the SN74AUP1G126DBVT support partial-power-down operation?
Yes, the SN74AUP1G126DBVT fully supports partial-power-down operation via its Ioff circuitry. When VCC = 0 V, all inputs and outputs enter a high-impedance state with leakage limited to ≤0.6 µA over temperature. This prevents current backflow into powered-down sections - a critical requirement for USB-C docks, SSDs with independent power domains, and hot-pluggable modules. The SN74AUP1G126DBVT implements this without external components.
Can the SN74AUP1G126DBVT interface with 1.2-V logic while driving a 3.3-V load?
Yes, the SN74AUP1G126DBVT supports mixed-voltage operation: it operates from 0.8 V to 3.6 V and features 3.6-V tolerant inputs and outputs. When powered at 1.2 V, it correctly interprets 3.3-V input signals (within Absolute Maximum Ratings) and drives 3.3-V loads in active state. Its 1.5 pF input capacitance and low ICC make it ideal for bridging voltage domains in portable SoC subsystems - a capability not found in SN74LVC1G126DBVR or 74AHC1G126GW,125.
What is the recommended pull-down resistor value for OE on the SN74AUP1G126DBVT?
To ensure tri-state default during power-up/down, OE should be tied to GND through a pulldown resistor. The minimum value is determined by the current-sinking capability of the driving source; TI recommends ≥10 kΩ for typical MCU GPIOs. A 10-kΩ resistor limits current to <0.33 mA at 3.3 V while providing sufficient noise immunity. This configuration guarantees Y remains high-impedance until firmware actively asserts OE - essential for glitch-free initialization in SN74AUP1G126DBVT-based designs.
Is the SN74AUP1G126DBVT compatible with NanoStar™ packaging requirements?
No - the SN74AUP1G126DBVT uses the industry-standard 5-pin SOT-23 (DBV) package, not NanoStar™. While the datasheet notes NanoStar™ availability for other variants (e.g., SN74AUP1G126DRL), the DBVT suffix explicitly denotes SOT-23. This package offers proven manufacturability, JEDEC-compliant footprint, and thermal resistance (RθJA = 230.5°C/W) suitable for handheld thermal constraints. Engineers selecting SN74AUP1G126DBVT gain compatibility with existing SOT-23 placement equipment and reflow profiles.
SN74AUP1G126DBVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
SN74AUP1G126DBVT FAQ
1.How can I place an order for SN74AUP1G126DBVT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G126DBVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G126DBVT reliable?
The price and inventory of SN74AUP1G126DBVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G126DBVT is usually 5 days.
3.What payment methods are accepted for SN74AUP1G126DBVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G126DBVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G126DBVT?
SN74AUP1G126DBVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G126DBVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G126DBVT?
For technical support, including SN74AUP1G126DBVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G126DBVT requirements.
6.How does Aetrix verify that SN74AUP1G126DBVT is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G126DBVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G126DBVT meets industry standards.
7.What is the process for return or replacement of SN74AUP1G126DBVT?
All SN74AUP1G126DBVT units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G126DBVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G126DBVT part is unused and in its original packaging.
Return procedure for SN74AUP1G126DBVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G126DBVT Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
