My Inquiry
My Account
Texas Instruments SN74AUP1G126DCKT
- Part No.:
- SN74AUP1G126DCKT
- Manufacturer:
- Texas Instruments
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74AUP1G126DCKT.pdf
- Description:
- IC BUF NON-INVERT 3.6V SC70-5
- Quantity:
- Payment:
- Shipping:
Inventory:1,668
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G126DCKT from Texas Instruments is a single low-power bus buffer gate with tri-state output, designed for point-to-point signal routing in battery-powered portable systems. It operates across 0.8 V to 3.6 V, delivers 4.6 ns max propagation delay at 3.3 V, consumes ≤0.9 µA static current, and supports Ioff partial-power-down mode - enabling use in SSDs, tablets, and wireless peripherals where power integrity and signal isolation are critical.
For engineers reviewing the SN74AUP1G126DCKT datasheet, SN74AUP1G126DCKT pinout, SN74AUP1G126DCKT application, or SN74AUP1G126DCKT equivalent, key selection criteria include its 5-pin SC70 package, 1.5 pF input capacitance, 3.6-V I/O tolerance for mixed-voltage interfacing, and guaranteed high-impedance state during power sequencing via OE control.
Technical Context
This device implements a non-inverting buffer (Y = A) with active-high output enable (OE), supporting tri-state operation for bidirectional bus control or load isolation. Its balanced CMOS push-pull output drives up to ±4 mA at 3.3 V while maintaining <10% overshoot/undershoot relative to VCC.
The AUP family uses optimized process and layout to achieve ultra-low dynamic power (Cpd = 4 pF typical at 3.3 V) and static ICC ≤0.9 µA, with input hysteresis improving noise immunity on slow transitions and Ioff limiting leakage to ≤0.6 µA when VCC = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters |
| tpd (max) | 4.6 ns at 3.3 V, CL = 5 pF - ensures timing-critical signal pass-through in high-speed peripheral interfaces |
| ICC (max) | 0.9 µA at TA = –40°C to +85°C - extends battery life in always-on portable subsystems |
| Ioff (max) | 0.6 µA at TA = –40°C to +85°C - prevents back-current damage during partial power-down in multi-rail systems |
| Ci (typ) | 1.5 pF - minimizes capacitive loading on driving MCU GPIOs or clock lines |
| IOZ (max) | 0.5 µA at VCC = 3.6 V - guarantees robust high-impedance state for bus sharing or hot-swap isolation |
| VIO Tolerance | 3.6 V - allows safe connection to 3.3-V signals even when VCC = 1.8 V, simplifying mixed-voltage board design |
Pinout & Package
SN74AUP1G126DCKT is packaged in a 5-pin SC70 (SOT-353) case measuring 1.25 mm × 2.00 mm, optimized for space-constrained portable PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Input | Active-high output enable; must be pulled low via resistor during power-up/down to guarantee tri-state before VCC stabilizes |
| 2 - A | Input | Non-inverting data input; features input-disable capability allowing safe floating-state operation |
| 3 - GND | Power | Ground reference; shared return path for all internal logic and I/O structures |
| 4 - Y | Output | Tri-state buffered output; presents high-Z when OE = L, drives rail-to-rail when OE = H |
| 5 - VCC | Power | Positive supply; powers internal logic and output stage; tolerant of 0.8–3.6 V range |
Key Features
| Feature | Design Value |
|---|---|
| Input-disable capability | Allows A input to float without causing undefined logic states or excessive ICC, simplifying unconnected test points or unused signal paths |
| Ioff partial-power-down | Disables outputs and limits I/O leakage to ≤0.6 µA when VCC = 0 V, protecting downstream circuitry during hot-plug or rail sequencing |
| Low input capacitance (1.5 pF) | Reduces signal distortion and timing skew on high-frequency GPIO traces, especially critical in compact mobile PCBs |
| Wide VCC range (0.8–3.6 V) | Eliminates need for external voltage translators between core logic (e.g., 1.2 V SoC I/O) and peripheral interfaces (e.g., 3.3 V sensors) |
| 3.6-V I/O tolerance | Permits direct connection to 3.3-V buses while operating from lower VCC (e.g., 1.8 V), reducing BOM count and layout complexity |
Applications
| SSD Data Path Isolation | Wireless Peripheral Interface |
|---|---|
Use Scenario: Isolating NAND flash command/address lines from host controller during sleep mode in client SSDs. IC Role / Device Role / Timing Role: Tri-state buffer enabling/disabling signal path under firmware control to reduce standby leakage. Use Value: Ioff ≤0.6 µA prevents back-current into powered-down NAND die, preserving data retention and extending sleep battery life. |
Use Scenario: Driving LED status indicators from low-voltage MCU GPIOs in Bluetooth headsets and mice. IC Role / Device Role / Timing Role: Level-shifting and current-boosting buffer for 1.8-V MCU outputs to drive 3.3-V LEDs. Use Value: 3.6-V I/O tolerance and 4 mA drive capability allow direct LED anode connection without discrete FET or resistor networks. |
| Tablet System Power Sequencing | HDTV HDMI Auxiliary Channel |
Use Scenario: Enabling/disabling sensor hub communication lines during platform power-state transitions in enterprise tablets. IC Role / Device Role / Timing Role: Controlled signal gate synchronizing with PMIC rail sequencing to avoid bus contention. Use Value: Guaranteed high-Z state during VCC ramp-up/down (via OE pulldown) prevents metastability and latch-up in multi-domain SoC interconnects. |
Use Scenario: Buffering DDC/CEC control signals between HDMI source and sink in LCD/HDTV designs. IC Role / Device Role / Timing Role: Signal repeater isolating EDID EEPROM and CEC transceivers from main video processor. Use Value: Low 1.5 pF Ci and 4.6 ns tpd preserve rise/fall times required for 100-kHz DDC clock integrity over long flex cables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DCKR | Wider VCC range (1.65–5.5 V); higher ICC (10 µA typ); no Ioff support | Lacks partial-power-down protection; unsuitable for zero-VCC hot-swap scenarios | Choose for legacy 5-V systems or where higher drive strength (>8 mA) is needed at cost of leakage and sequencing safety |
| 74AHC1G126GW,125 | NXP variant; identical AUP-level specs but different thermal metrics (RθJA = 325°C/W vs. 303.6°C/W for DCK) | Slightly higher junction-to-ambient resistance may limit sustained 3.3-V operation in thermally constrained enclosures | Acceptable drop-in for footprint-compatible designs where TI supply continuity is unavailable; verify thermal derating in >70°C ambient |
Compared with SN74LVC1G126DCKR and 74AHC1G126GW,125, SN74AUP1G126DCKT uniquely combines sub-1-µA static current, Ioff-enabled power-down safety, and 0.8-V minimum VCC - making it the only option qualified for ultra-low-power always-on subsystems in portable electronics.
Availability
SN74AUP1G126DCKT is available at Aetrix Electronics and suitable for SSD client storage, tablet sensor hubs, and wireless peripheral designs requiring stable component supply, long-term lifecycle support, and guaranteed TI original packaging.
Supply support for SN74AUP1G126DCKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in low-power logic, precision analog, and power management ICs.
SN74AUP1G126DCKT belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, engineered specifically for battery-powered portable applications demanding extended runtime, mixed-voltage interoperability, and robust power sequencing behavior.
FAQ
What is the maximum recommended load capacitance for SN74AUP1G126DCKT to maintain 4.6 ns propagation delay?
SN74AUP1G126DCKT achieves its specified 4.6 ns maximum tpd at 3.3 V only with CL = 5 pF. At CL = 10 pF, tpd increases to 5.2 ns (typ), and at CL = 30 pF, it rises to 6.0 ns (typ). For timing-critical paths, keep total trace + probe + load capacitance ≤5 pF - verified per TI's Figure 1 and Table 6.6 switching characteristics.
Does SN74AUP1G126DCKT support true bidirectional data flow?
No. SN74AUP1G126DCKT is a unidirectional non-inverting buffer (Y = A) with tri-state output. It does not auto-detect direction or support bus transceiver functionality. Bidirectional operation requires pairing with a second device or using a dedicated transceiver like SN74AUP1T58.
How should OE be biased during power-up to ensure reliable tri-state behavior for SN74AUP1G126DCKT?
TI specifies that OE must be tied to GND through a pulldown resistor during power-up/down. The minimum resistor value depends on the driver's sink capability; for standard MCU GPIOs, 10 kΩ is sufficient. This guarantees Y remains high-Z until VCC stabilizes and OE is actively driven high - preventing bus contention.
Can SN74AUP1G126DCKT safely interface a 3.3-V microcontroller GPIO with a 1.2-V ASIC input?
Yes - but only in one direction: SN74AUP1G126DCKT can translate 3.3-V signals down to 1.2-V logic levels when powered at VCC = 1.2 V, thanks to its 3.6-V I/O tolerance and VIH/VIL thresholds scaling with VCC. However, it cannot boost 1.2-V signals to 3.3-V levels without external biasing.
Is SN74AUP1G126DCKT qualified for automotive applications?
No. SN74AUP1G126DCKT is rated for industrial temperature range (–40°C to +85°C) and carries no AEC-Q100 qualification. For automotive infotainment or ADAS subsystems, TI recommends the pin-compatible SN74AUP2G126QDCURQ1 (AEC-Q100 Grade 2).
SN74AUP1G126DCKT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74AUP1G126DCKT FAQ
1.How can I place an order for SN74AUP1G126DCKT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G126DCKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G126DCKT reliable?
The price and inventory of SN74AUP1G126DCKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G126DCKT is usually 5 days.
3.What payment methods are accepted for SN74AUP1G126DCKT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G126DCKT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G126DCKT?
SN74AUP1G126DCKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G126DCKT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G126DCKT?
For technical support, including SN74AUP1G126DCKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G126DCKT requirements.
6.How does Aetrix verify that SN74AUP1G126DCKT is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G126DCKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G126DCKT meets industry standards.
7.What is the process for return or replacement of SN74AUP1G126DCKT?
All SN74AUP1G126DCKT units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G126DCKT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G126DCKT part is unused and in its original packaging.
Return procedure for SN74AUP1G126DCKT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G126DCKT Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
