My Inquiry
My Account
Texas Instruments SN74AUP1G126DRYR
- Part No.:
- SN74AUP1G126DRYR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
SN74AUP1G126DRYR.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6SON
- Quantity:
- Payment:
- Shipping:
Inventory:9,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G126DRYR from Texas Instruments is a low-power single bus buffer gate with tri-state output, designed for point-to-point signal routing in battery-powered portable systems. It features 0.8 V to 3.6 V wide VCC operation, 4.6 ns max propagation delay at 3.3 V, 0.9 µA max ICC, and Ioff support for partial-power-down mode - enabling use in SSDs, tablets, and wireless peripherals where power integrity and signal isolation are critical.
For engineers reviewing the SN74AUP1G126DRYR datasheet, SN74AUP1G126DRYR pinout, SN74AUP1G126DRYR application, or SN74AUP1G126DRYR equivalent, key selection criteria include its 6-pin SON package (1.00 mm × 1.45 mm), active-high OE control, input-disable capability for floating inputs, 3.6-V I/O tolerance for mixed-voltage interfacing, and verified performance across –40°C to +85°C industrial temperature range.
Technical Context
This device implements a non-inverting buffer (Y = A) with active-high output enable (OE), delivering rail-to-rail CMOS-compatible output drive while maintaining ultra-low static and dynamic power. Its balanced push-pull output stage supports ±4 mA drive at 3 V, with input hysteresis improving noise immunity on slow transitions.
The Ioff circuitry ensures high-impedance outputs and sub-1 µA leakage (<0.6 µA max) when VCC = 0 V, preventing back-current damage during hot-insertion or partial power-down. Input-disable functionality allows safe operation with unconnected (floating) inputs without pull-up/down resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables direct interface with 0.9-V, 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters. |
| tpd (max) | 4.6 ns at VCC = 3.3 V, CL = 5 pF - ensures timing-critical signal buffering in high-speed peripheral interconnects. |
| ICC (max) | 0.9 µA at TA = –40°C to +85°C - extends battery life in always-on or low-duty-cycle portable applications. |
| Ci | 1.5 pF typical - minimizes capacitive loading on driving source, preserving signal edge rate and reducing crosstalk. |
| Ioff (max) | 0.6 µA at TA = –40°C to +85°C - guarantees safe isolation of powered-down subsystems in multi-rail architectures. |
| ESD Rating | 2000-V HBM, 1000-V CDM - meets industrial robustness requirements without external protection components. |
| Output Drive | ±4 mA at VCC = 3 V - sufficient to directly drive LEDs, small FET gates, or short PCB traces without buffers. |
Pinout & Package
SN74AUP1G126DRYR uses a 6-pin SON (Small Outline No-Lead) package measuring 1.00 mm × 1.45 mm with wettable flanks, optimized for space-constrained portable designs and automated optical inspection (AOI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Input | Active-high output enable; drives Y to high-impedance when low - used for bus arbitration or power-gated signal routing. |
| 2 - A | Input | Buffer input; accepts 0.8–3.6 V logic levels; supports floating inputs via internal disable feature. |
| 3 - GND | Power | Ground reference; must be connected to system ground plane for stable operation and ESD path. |
| 4 - Y | Output | Tri-state buffered output; sinks or sources up to ±4 mA; 3.6-V tolerant even when VCC < 3.6 V. |
| 5 - VCC | Power | Positive supply; decoupling capacitor (0.1 µF ceramic) required within 2 mm of pin for noise suppression. |
| 6 - N.C. | No Connection | No internal connection; left unconnected per TI mechanical drawing - no routing or thermal relief needed. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.8 V–3.6 V) | Eliminates need for separate voltage regulators in multi-supply SoC interfaces, simplifying BOM and layout. |
| Ioff partial-power-down support | Prevents back-current flow into powered-down sections, enabling safe hot-swap and modular power sequencing. |
| Input-disable for floating inputs | Removes requirement for external pull resistors on unused or undriven inputs, reducing component count and board area. |
| Low input capacitance (1.5 pF) | Reduces loading on high-impedance sources (e.g., MCU GPIO, sensor outputs), preserving rise/fall times and signal fidelity. |
| 3.6-V I/O tolerance | Allows direct connection to 3.3-V peripherals even when operating at 1.8 V or lower - avoids level-shifter ICs or discrete solutions. |
| Ultra-low dynamic power (Cpd = 4 pF) | Minimizes switching current in high-frequency data paths (e.g., LED strobing, status signaling), lowering average power draw. |
Applications
| SSD Data Path Isolation | Wireless Peripheral Interface |
|---|---|
Use Scenario: Isolating NAND flash command/address lines from host controller during sleep mode in client SSDs. IC Role / Device Role / Timing Role: Tri-state buffer controlled by host sleep signal to disconnect flash bus and prevent leakage. Use Value: Enables full power-down of NAND array while retaining controller state, achieving sub-100 µA standby current. |
Use Scenario: Driving LED indicators and button status signals between Bluetooth SoC and mechanical keyboard matrix. IC Role / Device Role / Timing Role: Level-translating buffer for 1.8-V SoC GPIO to 3.3-V LED/analog front-end, with OE synchronized to radio activity. Use Value: Eliminates discrete MOSFET level shifters and reduces bill-of-materials by 3 parts per channel. |
| Tablet System Power Sequencing | HDTV HDMI Hot-Plug Detection |
Use Scenario: Enabling/disabling sensor hub communication lines during tablet suspend/resume cycles. IC Role / Device Role / Timing Role: Bus buffer with OE tied to PMIC-controlled rail enable signal to gate I²C/SPI traffic. Use Value: Prevents spurious wake events caused by floating sensor lines, improving suspend duration by >25%. |
Use Scenario: Conditioning HPD (Hot-Plug Detect) signal between HDMI source and sink in LCD TV mainboard. IC Role / Device Role / Timing Role: Low-capacitance buffer isolating 5-V HPD line from 3.3-V microcontroller GPIO. Use Value: Maintains fast HPD edge rates (<10 ns) required for HDMI 2.0 compliance while blocking reverse current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Wider VCC (1.65–5.5 V), higher IOH/IOL (±32 mA), but 10× higher ICC (4 µA vs. 0.9 µA) and no Ioff. | Better for 5-V legacy systems or high-drive needs; unsuitable for sub-µA battery monitoring circuits. | Choose SN74LVC1G126DBVR only if 5-V compatibility or >±10 mA drive is mandatory - otherwise SN74AUP1G126DRYR offers superior power efficiency. |
| 74AHC1G126SE-7 | Same 1.5–5.5 V VCC, 3.5 ns tpd at 5 V, but no Ioff, no input-disable, and 100× higher Ci (15 pF vs. 1.5 pF). | Suitable for high-speed 5-V logic; lacks low-power features needed in portable devices. | Select 74AHC1G126SE-7 only for cost-sensitive 5-V industrial controls - avoid in battery-powered or space-constrained designs. |
Compared with SN74LVC1G126DBVR and 74AHC1G126SE-7, SN74AUP1G126DRYR uniquely delivers sub-µA static current, Ioff-enabled power gating, and 1.5-pF input capacitance - making it the only viable option for energy-sensitive portable applications requiring both signal integrity and ultra-low quiescent power.
Availability
SN74AUP1G126DRYR is available at Aetrix Electronics and suitable for SSD data path isolation, wireless peripheral interface, tablet system power sequencing, HDTV HDMI hot-plug detection, and portable audio dock signal routing requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for SN74AUP1G126DRYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in power management and low-power logic design.
The SN74AUP1G126DRYR belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, engineered specifically for battery-powered portable applications demanding extended runtime, mixed-voltage interoperability, and robust signal integrity across 0.8–3.6 V operation.
FAQ
What is the maximum operating temperature for SN74AUP1G126DRYR?
The SN74AUP1G126DRYR is fully specified for operation from –40°C to +85°C ambient temperature, with all electrical characteristics guaranteed across this industrial-grade range. Thermal metrics such as RθJA = 342.1°C/W (SON package) confirm safe operation under typical PCB layouts with standard copper pour.
Does SN74AUP1G126DRYR support partial power-down mode?
Yes, SN74AUP1G126DRYR supports partial power-down via its Ioff circuitry. When VCC = 0 V, all inputs and outputs enter high-impedance states with leakage limited to 0.6 µA max, preventing back-current flow and enabling safe hot-swap or modular power sequencing in multi-rail systems.
Can SN74AUP1G126DRYR accept input voltages higher than VCC?
Yes, SN74AUP1G126DRYR has overvoltage-tolerant inputs rated up to 4.6 V regardless of VCC level, allowing direct interfacing with 3.3-V signals even when operating at 1.8 V - eliminating external level shifters in mixed-voltage designs.
What is the function of the N.C. pin on SN74AUP1G126DRYR?
Pin 6 on SN74AUP1G126DRYR is designated N.C. (No Connection) - it has no internal bond wire or silicon connection. Per TI's mechanical drawing, this pin must remain unconnected; no routing, solder mask opening, or thermal pad is required.
How does the input-disable feature work on SN74AUP1G126DRYR?
The input-disable feature allows SN74AUP1G126DRYR to safely tolerate floating (unconnected) inputs without external pull resistors. Internally, the input stage disables leakage paths when no valid logic level is present, maintaining stable output behavior and eliminating risk of oscillation or increased ICC.
SN74AUP1G126DRYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
SN74AUP1G126DRYR FAQ
1.How can I place an order for SN74AUP1G126DRYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G126DRYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G126DRYR reliable?
The price and inventory of SN74AUP1G126DRYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G126DRYR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G126DRYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G126DRYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G126DRYR?
SN74AUP1G126DRYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G126DRYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G126DRYR?
For technical support, including SN74AUP1G126DRYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G126DRYR requirements.
6.How does Aetrix verify that SN74AUP1G126DRYR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G126DRYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G126DRYR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G126DRYR?
All SN74AUP1G126DRYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G126DRYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G126DRYR part is unused and in its original packaging.
Return procedure for SN74AUP1G126DRYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G126DRYR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
