My Inquiry
My Account
Texas Instruments SN74AUP1G126YFPR
- Part No.:
- SN74AUP1G126YFPR
- Manufacturer:
- Texas Instruments
- Package:
- 6-XFBGA, DSBGA
- Datasheet:
-
SN74AUP1G126YFPR.pdf
- Description:
- IC BUF NON-INVERT 3.6V 6DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,690
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G126 from Texas Instruments is a low-power single bus buffer gate with tri-state output, functioning as a non-inverting driver (Y = A) controlled by an active-high output-enable (OE) input. It operates across 0.8 V to 3.6 V, delivers 4.6 ns max propagation delay at 3.3 V, consumes ≤0.9 µA ICC, and supports Ioff partial-power-down mode - used in portable audio docks, SSDs, and wireless peripherals for signal isolation and level translation.
For engineers reviewing the SN74AUP1G126 datasheet, SN74AUP1G126 pinout, SN74AUP1G126 application, or SN74AUP1G126 equivalent, key selection criteria include its ultra-low dynamic power (Cpd = 4 pF), 3.6-V I/O tolerance for mixed-voltage interfacing, input-disable capability for floating inputs, latch-up immunity (>100 mA), and compatibility with battery-powered point-to-point signal routing.
Technical Context
This device implements a single CMOS buffer with active-high OE control and true tri-state (high-impedance) output disable. Its balanced push-pull output stage enables symmetrical sourcing/sinking (±4 mA at 3 V), while standard CMOS inputs feature 1.5 pF typical capacitance and hysteresis for noise immunity on slow transitions.
The AUP family architecture ensures stable operation across 0.8–3.6 V VCC with no external biasing required; Ioff circuitry actively disables outputs during power-down to block back-current, and overvoltage-tolerant inputs accept signals up to 4.6 V regardless of VCC - critical for voltage-level bridging in heterogeneous systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters. |
| tpd Max | 4.6 ns at 3.3 V, CL = 5 pF - supports high-speed data routing in compact portable interfaces. |
| ICC Max | 0.9 µA at TA = –40°C to +85°C - extends battery life in always-on or low-duty-cycle sensor nodes. |
| Ioff Max | 0.6 µA at TA = –40°C to +85°C - prevents leakage-induced corruption during system sleep states. |
| Ci Typ | 1.5 pF - minimizes capacitive loading on driving MCU GPIOs or clock lines. |
| IOZ Max | 0.5 µA at VCC = 3.6 V - guarantees robust high-Z state integrity when output is disabled. |
| ESD HBM | 2000 V - meets Class II latch-up immunity per JESD 78, suitable for handheld assembly environments. |
Pinout & Package
SN74AUP1G126YFPR uses a 6-pin DSBGA (Die Size Ball Grid Array) package measuring 0.76 mm × 1.16 mm with bottom-side ball terminations. This ultra-compact, chip-scale package is optimized for space-constrained portable PCBs and supports automated reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A | Input | Data input node; accepts 0.8–3.6 V logic levels and tolerates up to 4.6 V transient overvoltage. |
| OE | Input | Active-high output enable; drives Y to high-Z when low; requires pulldown resistor for power-up safety. |
| Y | Output | Tri-state buffered output; sources/sinks ±4 mA at 3 V; exhibits <10% overshoot/undershoot. |
| VCC | Power | Positive supply rail; powers internal logic and output stage; must be decoupled locally. |
| GND | Power | Reference ground; return path for all I/O and supply currents; critical for signal integrity. |
| B1 / B2 | No-connect | DSBGA balls B1 and B2 have no internal connection; left unpopulated or grounded per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Input-disable support | Allows A input to float without causing undefined output or increased ICC - simplifies control logic in shared-bus systems. |
| Ioff partial-power-down | Disables outputs and limits I/O leakage to ≤0.6 µA when VCC = 0 V - protects downstream circuitry during hot-swap or brownout. |
| 3.6-V I/O tolerance | Permits interfacing with higher-voltage peripherals (e.g., 3.3-V sensors) while powered from 1.8-V rails - eliminates discrete level shifters. |
| Low noise switching | Overshoot/undershoot limited to <10% of VCC - reduces EMI and eliminates need for external termination resistors. |
| NanoStar™ packaging | Dies-as-packages reduce thermal resistance (RθJA = 125.4°C/W) and board area - ideal for thin-profile consumer devices. |
Applications
| Audio Dock Interface | SSD Command Routing |
|---|---|
Use Scenario: Isolating MCU GPIOs from USB audio codec control lines in portable docking stations. IC Role / Device Role / Timing Role: Tri-state buffer enabling/disabling I²C or GPIO-based configuration signals between host and peripheral. Use Value: Prevents bus contention during hot-plug events and reduces standby current via Ioff during dock sleep mode. | Use Scenario: Driving reset or enable signals to NAND flash controllers in client SSD modules. IC Role / Device Role / Timing Role: Level-translating and buffering low-voltage controller outputs to 3.3-V flash ICs. Use Value: Eliminates need for discrete MOSFET translators; 4.6 ns tpd ensures timing compliance in high-throughput command pipelines. |
| Wireless Peripheral Hub | Tablet Power Sequencing |
Use Scenario: Managing LED status indicators and button scan lines in Bluetooth keyboards/mice. IC Role / Device Role / Timing Role: Low-power signal repeater isolating baseband SoC from mechanical switch bounce and LED drive transients. Use Value: 0.9 µA ICC extends coin-cell battery life; input hysteresis rejects contact noise without external RC filtering. | Use Scenario: Controlling enable sequencing of PMIC rails in enterprise tablets with multi-domain power architecture. IC Role / Device Role / Timing Role: Glue logic buffer synchronizing power-good signals across 0.8–3.3 V domains. Use Value: 3.6-V tolerant inputs accept 3.3-V PMIC outputs while operating from 1.2-V always-on domain - simplifies sequencing firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Higher ICC (10 µA typ), narrower VCC range (1.65–5.5 V), no Ioff support | Lacks partial-power-down protection; unsuitable for systems requiring zero-leakage during VCC ramp-down | Choose only if operating strictly above 1.65 V and Ioff is not required. |
| NC7SZ126P5X | Lower drive strength (±2.6 mA), no 3.6-V I/O tolerance, Cpd = 5 pF | Cannot interface safely with 3.3-V peripherals when VCC = 1.8 V; higher dynamic power | Select only for cost-sensitive, single-rail 1.8-V designs where voltage translation is unnecessary. |
Compared with SN74LVC1G126DBVR and NC7SZ126P5X, SN74AUP1G126YFPR uniquely combines sub-µA static power, 0.8-V minimum operation, Ioff, and 3.6-V I/O tolerance - making it the sole choice for ultra-low-power, mixed-voltage, battery-operated point-to-point buffering.
Availability
SN74AUP1G126YFPR is available at Aetrix Electronics and suitable for audio docks, solid-state drives, wireless peripherals, tablet power management, and portable consumer electronics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AUP1G126YFPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The AUP family - including SN74AUP1G126YFPR - was engineered specifically for battery-powered portable applications demanding ultra-low static/dynamic power across wide VCC ranges while maintaining signal integrity and robust I/O tolerance.
FAQ
What is the maximum propagation delay of the SN74AUP1G126YFPR at 3.3 V?
The SN74AUP1G126YFPR has a maximum propagation delay (tpd) of 4.6 ns at VCC = 3.3 V ± 0.3 V, CL = 5 pF, and TA = –40°C to +85°C. This value is guaranteed across full temperature and voltage ranges, ensuring timing predictability in high-speed portable interfaces where the SN74AUP1G126YFPR is deployed.
Does the SN74AUP1G126YFPR support partial power-down operation?
Yes, the SN74AUP1G126YFPR fully supports partial power-down via its Ioff circuitry. When VCC = 0 V, all I/O pins enter high-impedance states with leakage limited to ≤0.6 µA (TA = –40°C to +85°C), preventing back-current damage - a critical capability confirmed in the Electrical Characteristics table of the SN74AUP1G126YFPR datasheet.
Can the SN74AUP1G126YFPR interface between 1.8-V and 3.3-V logic domains?
Yes, the SN74AUP1G126YFPR supports mixed-mode signal operation: its inputs tolerate up to 4.6 V regardless of VCC, and its 3.6-V I/O rating allows safe connection to 3.3-V peripherals even when powered from 1.8 V - eliminating external level shifters in designs using the SN74AUP1G126YFPR for voltage bridging.
What is the input capacitance of the SN74AUP1G126YFPR, and why does it matter?
The SN74AUP1G126YFPR has a typical input capacitance (Ci) of 1.5 pF. This low value minimizes capacitive loading on driving sources - such as MCU GPIOs or clock generators - preserving signal edge rates and reducing dynamic power consumption in high-frequency or low-power applications where the SN74AUP1G126YFPR is used.
How should the OE pin be handled during power-up to ensure reliable tri-state behavior?
To guarantee high-impedance output during power-up/power-down, the OE pin of the SN74AUP1G126YFPR must be tied to GND through a pulldown resistor. TI specifies this requirement explicitly; the resistor's minimum value depends on the driver's current-sinking capability - a design detail confirmed in the SN74AUP1G126YFPR functional description section.
SN74AUP1G126YFPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-XFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DSBGA
SN74AUP1G126YFPR FAQ
1.How can I place an order for SN74AUP1G126YFPR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G126YFPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G126YFPR reliable?
The price and inventory of SN74AUP1G126YFPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G126YFPR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G126YFPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G126YFPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G126YFPR?
SN74AUP1G126YFPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G126YFPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G126YFPR?
For technical support, including SN74AUP1G126YFPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G126YFPR requirements.
6.How does Aetrix verify that SN74AUP1G126YFPR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G126YFPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G126YFPR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G126YFPR?
All SN74AUP1G126YFPR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G126YFPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G126YFPR part is unused and in its original packaging.
Return procedure for SN74AUP1G126YFPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G126YFPR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
