Texas Instruments SN74AUP1G240DRYR
- Part No.:
- SN74AUP1G240DRYR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
SN74AUP1G240DRYR.pdf
- Description:
- IC BUFFER INVERT 3.6V 6SON
- Quantity:
- Payment:

- Shipping:

Inventory:3,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G240 from Texas Instruments is a low-power single inverter with active-low 3-state output, designed for voltage-level translation and bus isolation in portable electronics. It operates across 0.8 V to 3.6 V supply range, delivers 4.7 ns max propagation delay at 3.3 V, consumes only 0.9 µA max ICC, and supports Ioff partial power-down mode - enabling use in battery-powered medical sensors and industrial I/O modules.
For engineers reviewing the SN74AUP1G240 datasheet, SN74AUP1G240 pinout, SN74AUP1G240 application, or SN74AUP1G240 equivalent, key selection criteria include its ultra-low static/dynamic power (ICC ≤ 0.9 µA, Cpd = 4.2 pF), 3.6-V I/O tolerance, input hysteresis for noise immunity, and validated 6-pin SON (DRY) package compatibility with high-density PCB layouts.
Technical Context
The SN74AUP1G240 implements a single inverting buffer with active-low output enable (OE), performing Y = A logic under enabled state and entering high-impedance (Z) when OE is high. Its Ioff circuitry ensures all I/O pins enter high-impedance during power-down, preventing back-current flow and enabling hot-insertion in mixed-voltage systems.
It features standard CMOS inputs with 1.5 pF typical input capacitance and built-in hysteresis, allowing robust operation with slow or noisy signals. The balanced push-pull 3-state output drives up to ±20 mA while maintaining <10% overshoot/undershoot relative to VCC, supporting clean signal integrity in point-to-point interconnects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interface between 0.8-V microcontrollers and 3.3-V peripherals without level shifters. |
| Max Propagation Delay | 4.7 ns at 3.3 V, CL = 5 pF - ensures timing-critical signal inversion in high-speed sensor interfaces and FPGA I/O expansion. |
| Static Current (ICC) | 0.9 µA maximum - extends battery life in always-on wearable health monitors and remote IoT nodes. |
| Power Dissipation Cap. (Cpd) | 4.2 pF typical at 3.3 V - minimizes dynamic switching power in high-frequency clock distribution paths. |
| Ioff Leakage | 0.6 µA maximum at –40°C to +85°C - guarantees safe partial power-down in multi-rail systems with unpowered sections. |
| Input Capacitance (CI) | 1.5 pF typical - reduces loading on driving sources, critical for low-power MCU GPIOs and RF-sensitive analog front-ends. |
| 3.6-V I/O Tolerance | Supports mixed-mode signaling - allows 3.3-V outputs to safely drive SN74AUP1G240 inputs even when VCC = 1.2 V. |
Pinout & Package
SN74AUP1G240DRYR uses a 6-pin SON (Small Outline No-Lead) package measuring 1.00 mm × 1.45 mm, optimized for space-constrained portable designs. Thermal resistance RθJA is 342.1°C/W, requiring minimal PCB copper area for thermal management in sealed enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Active-low output enable input | Drives output Y to high-impedance when logic high; must be pulled up to VCC via external resistor during power sequencing. |
| 2 - A | Inverter input | Accepts CMOS-level signals across full 0.8–3.6 V range; includes hysteresis for noise immunity on slow-rising control lines. |
| 3 - GND | Ground reference | Primary return path for all internal logic and output current; requires low-inductance connection to system ground plane. |
| 4 - Y | Inverted 3-state output | Provides true Y = A inversion when OE = low; enters high-Z when OE = high - isolates downstream buses during standby. |
| 5 - NC | No internal connection | Unbonded pad; must remain unconnected and unmasked on PCB layout to avoid parasitic coupling or solder bridging. |
| 6 - VCC | Positive supply | Supplies core logic and output drivers; bypass capacitor (0.1 µF) required within 2 mm of this pin for stable low-noise operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 0.9 µA enables >10-year battery life in maintenance-free environmental sensors and smart metering endpoints. |
| Ioff partial power-down | Prevents backflow current into powered-down sections - essential for PCIe hot-plug, modular PLC I/O cards, and USB-C accessory detection. |
| Input hysteresis | Improves noise margin by ~100 mV on A input - eliminates false triggering from EMI in factory automation controllers near motor drives. |
| 3.6-V tolerant I/O | Allows direct connection to legacy 3.3-V logic while operating at 1.2 V - simplifies voltage translation in AI edge inference accelerators. |
| NanoStar™ packaging | SON footprint reduces board area by 65% vs. SOT-23 - critical for compact hearing aids, endoscopic camera modules, and implantable devices. |
Applications
| Medical Sensor Interface | Industrial I/O Expansion |
|---|---|
Use Scenario: Isolating analog front-end signals from a low-power MCU in a portable ECG monitor. IC Role / Device Role / Timing Role: Inverter with 3-state output acts as bidirectional bus switch, enabling MCU to read sensor data while blocking noise from digital subsystems. Use Value: 0.9 µA ICC and Ioff support >5-year battery life; hysteresis rejects EMI from nearby RF transceivers. |
Use Scenario: Level-shifting and enabling/disabling discrete I/O lines in a programmable logic controller rack module. IC Role / Device Role / Timing Role: Single inverter buffers PLC controller GPIOs to 24-V field devices, with OE controlled by safety watchdog timer. Use Value: 3.6-V I/O tolerance accepts 3.3-V control signals while VCC = 1.8 V; 4.7 ns tpd meets real-time I/O response requirements. |
| Wearable Health Tracker | Low-Power IoT Node |
Use Scenario: Driving LED indicators and enabling/disabling accelerometer interrupt lines in a fitness band. IC Role / Device Role / Timing Role: Inverter toggles LED anode voltage; OE disables output during sleep mode to eliminate leakage paths. Use Value: NanoStar™ 1.0 × 1.45 mm SON fits tight wristband PCB; 1.5 pF CI avoids loading ultra-low-power sensor interrupts. |
Use Scenario: Isolating LoRaWAN transceiver data lines from a sub-GHz SoC in a battery-powered smart agriculture node. IC Role / Device Role / Timing Role: 3-state inverter gates SPI MISO/MOSI lines during radio sleep, preventing contention and leakage. Use Value: Ioff ≤ 0.6 µA prevents battery drain during 99% duty-cycle sleep; 0.8–3.6 V operation matches SoC core and peripheral rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverter-with-3-state-output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DCKR | Higher ICC (10 µA typ), no Ioff, 1.65–5.5 V VCC range, SC70-5 package | Lacks partial power-down capability; unsuitable for systems requiring hot-swap or rail-isolation | Choose when interfacing 5-V peripherals and lowest cost is priority over battery life. |
| NC7SZ04P5X | Lower drive strength (±8 mA), no hysteresis, 1.65–5.5 V VCC, SC70-5 | More susceptible to noise on slow control lines; not rated for 0.8-V operation | Choose for legacy 3.3-V-only systems where space and cost outweigh noise immunity needs. |
Compared with SN74LVC1G04DCKR and NC7SZ04P5X, SN74AUP1G240DRYR uniquely combines sub-µA static power, Ioff-enabled rail isolation, and 0.8-V operation - making it the only viable option for energy-harvesting sensors and ultra-low-power wearables requiring long-term autonomy.
Availability
SN74AUP1G240DRYR is available at Aetrix Electronics and suitable for medical diagnostics equipment, industrial PLC I/O modules, and battery-powered IoT gateways requiring stable component supply across extended product lifecycles.
Supply support for SN74AUP1G240DRYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in low-power logic innovation.
SN74AUP1G240 belongs to TI's AUP (Advanced Ultra-Low Power) family, engineered specifically for battery-operated portable electronics requiring extended runtime, mixed-voltage interoperability, and robust signal integrity at sub-1-V operation.
FAQ
What is the function of the NC pin on SN74AUP1G240DRYR?
The NC (No Connection) pin on SN74AUP1G240DRYR is an unconnected die pad with no internal bond wire. It must remain electrically floating and unconnected on the PCB - neither tied to VCC nor GND - to prevent parasitic coupling, signal integrity degradation, or potential short circuits during reflow soldering. This pin is present due to the 6-pin SON package variant but carries zero electrical function in SN74AUP1G240DRYR.
Can SN74AUP1G240DRYR operate reliably at 0.8 V supply voltage?
Yes, SN74AUP1G240DRYR is fully specified from 0.8 V to 3.6 V per its Recommended Operating Conditions table. At 0.8 V, it achieves functional logic operation with tpd ≤ 17.1 ns (CL = 5 pF), ICC ≤ 0.5 µA, and maintains valid VOH/VOL levels - making it suitable for next-generation ultra-low-voltage MCUs and energy-harvesting systems where traditional logic families fail.
How does the Ioff feature protect systems using SN74AUP1G240DRYR?
The Ioff feature in SN74AUP1G240DRYR disables all I/O pins (A, Y, OE) into high-impedance when VCC = 0 V, limiting leakage current to ≤ 0.6 µA across –40°C to +85°C. This prevents back-current flow from live buses into unpowered sections - protecting downstream FPGAs, ADCs, or memory in modular systems during hot-swap events or partial power-down sequences.
Is SN74AUP1G240DRYR compatible with 3.3-V logic while powered at 1.2 V?
Yes, SN74AUP1G240DRYR supports 3.6-V tolerant inputs and outputs. When powered at 1.2 V, its A and Y pins accept and drive 3.3-V signals without damage or level-shifter circuitry - enabling direct interface between 1.2-V SoCs and legacy 3.3-V peripherals such as UART transceivers, SD card interfaces, or display drivers in portable instrumentation.
What is the recommended pull-up resistor value for OE on SN74AUP1G240DRYR?
Texas Instruments recommends tying OE to VCC via a pull-up resistor to ensure high-impedance state during power-up/power-down. The minimum resistor value depends on the driver's current-sinking capability - typically 10 kΩ to 100 kΩ suffices for most applications. For systems with fast VCC ramp rates (<100 µs), a 10 kΩ resistor ensures reliable OE deassertion; for slower ramps, 47 kΩ balances current savings and noise immunity.
SN74AUP1G240DRYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
SN74AUP1G240DRYR FAQ
1.How can I place an order for SN74AUP1G240DRYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G240DRYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G240DRYR reliable?
The price and inventory of SN74AUP1G240DRYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G240DRYR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G240DRYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G240DRYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G240DRYR?
SN74AUP1G240DRYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G240DRYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G240DRYR?
For technical support, including SN74AUP1G240DRYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G240DRYR requirements.
6.How does Aetrix verify that SN74AUP1G240DRYR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G240DRYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G240DRYR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G240DRYR?
All SN74AUP1G240DRYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G240DRYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G240DRYR part is unused and in its original packaging.
Return procedure for SN74AUP1G240DRYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G240DRYR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

