My Inquiry
My Account
Texas Instruments SN74AUP1G58YEPR
- Part No.:
- SN74AUP1G58YEPR
- Manufacturer:
- Texas Instruments
- Package:
- 6-XFBGA, DSBGA
- Datasheet:
-
SN74AUP1G58YEPR.pdf
- Description:
- IC GATE MULT-FUNC CONFIG 6-DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,601
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G58YEPR from Texas Instruments is a low-power configurable multiple-function logic gate in a 6-pin NanoStar™ DSBGA (YFP) package. It implements AND, OR, NAND, NOR, XNOR, inverter, or noninverter functions via three input pins (In0–In2), features Schmitt-trigger inputs for noise immunity, operates from 0.8 V to 3.6 V, and delivers 5.5 ns max propagation delay at 3.3 V - ideal for battery-powered portable interfaces and level-shifting I/O buffers.
For engineers reviewing the SN74AUP1G58YEPR datasheet, SN74AUP1G58YEPR pinout, SN74AUP1G58YEPR application, or SN74AUP1G58YEPR equivalent, key selection criteria include its ultra-low static current (0.9 mA max ICC), 3.6-V I/O tolerance for mixed-voltage systems, partial-power-down support via Ioff, and configurable logic function selection without external components.
Technical Context
The SN74AUP1G58YEPR uses a 3-bit input truth table to select one of eight logic functions, with all inputs configurable to VCC or GND to fix function behavior. Its Schmitt-trigger inputs provide hysteresis (ΔVT up to 1.31 V at 3 V), enabling robust operation with slow-rising signals and high noise immunity in noisy environments.
It supports partial-power-down mode via Ioff circuitry that disables outputs when VCC = 0 V, preventing backflow current. The device maintains signal integrity with overshoot/undershoot <10% of VCC and low dynamic power (Cpd = 4.6 pF typ at 3.3 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables single-supply operation across legacy 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains. |
| tpd (max) | 5.5 ns at 3.3 V, CL = 5 pF - ensures timing-critical point-to-point signal routing in compact portable designs. |
| ICC (max) | 0.9 mA at full VCC range - extends battery life in always-on sensor nodes and wearables. |
| Ioff Support | Yes - prevents damaging current flow during partial power-down, critical for hot-swap and multi-rail systems. |
| Input Hysteresis | Up to 1.31 V at 3 V - rejects noise on slow-switching control lines (e.g., pushbutton debouncing, analog comparator outputs). |
| IOH/IOL | ±4 mA at 3 V - drives standard CMOS loads without external buffering in space-constrained PCBs. |
| ESD Rating | 2000-V HBM, 1000-V CDM - meets industrial-grade reliability requirements without added protection circuitry. |
Pinout & Package
SN74AUP1G58YEPR is packaged in a 6-ball NanoStar™ DSBGA (YFP) with 0.5 mm max height, 0.23 mm solder bumps, and Pb-free construction. Pin 1 is identified by a solder-bump composition marker (• = Pb-free).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| In0 | Logic input A | One of three addressable inputs determining output function per truth table; accepts 0.8–3.6 V logic levels. |
| In1 | Logic input B | Second configurable input; Schmitt-triggered for noise rejection on slow or floating signals. |
| In2 | Logic input C | Third input selecting among eight logic configurations; tied to VCC/GND to fix function permanently. |
| Y | Configurable logic output | Single-ended CMOS output supporting 3.6-V I/O tolerance; drives capacitive loads ≤15 pF within spec. |
| VCC | Power supply | Supplies core logic; must be decoupled locally due to low-impedance switching currents. |
| GND | Ground reference | Return path for all logic and I/O currents; requires low-inductance connection to minimize ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable logic function | Selects AND/OR/NAND/NOR/XNOR/inverter/noninverter via 3-bit input pattern - eliminates need for multiple fixed-function gates. |
| Schmitt-trigger inputs | Provides ≥0.5 V hysteresis at 1.4 V VCC - enables reliable switching with RC-filtered or mechanically noisy inputs. |
| Ultra-low power | 0.9 mA max ICC across full VCC range - reduces thermal load and extends runtime in coin-cell-powered devices. |
| 3.6-V I/O tolerant | Accepts inputs up to 3.6 V regardless of VCC setting - simplifies level translation between 1.8 V logic and 3.3 V peripherals. |
| NanoStar™ packaging | 0.5 mm max height, 1.02 × 1.52 mm footprint - saves >60% board area vs. SOT-23 while maintaining thermal performance. |
Applications
| IoT Sensor Node Control | Portable Device Power Sequencing |
|---|---|
Use Scenario: A wearable health monitor uses mechanical switches and analog sensor outputs feeding into SN74AUP1G58YEPR for debounced control and threshold detection. IC Role / Device Role / Timing Role: Configured as an inverter with Schmitt-trigger input to clean up noisy pushbutton signals before MCU wake-up interrupt. Use Value: Eliminates external RC filters and discrete inverters, reducing BOM count and PCB area in sub-10 mm² modules. | Use Scenario: An ultraportable tablet sequences power rails (VDDIO, VDDCORE, VDDGPU) using GPIO-controlled enable lines with varying voltage thresholds. IC Role / Device Role / Timing Role: Configured as a 2-input AND gate to combine system reset and rail-ready signals before enabling next-stage regulators. Use Value: Enables precise, low-power sequencing logic without adding quiescent current from discrete transistors or larger logic ICs. |
| Industrial Fieldbus Interface | Low-Power Display Backlight Control |
Use Scenario: A smart factory gateway conditions RS-485 transceiver control signals subject to EMI and ground offset in harsh environments. IC Role / Device Role / Timing Role: Used as a NOR gate to combine fault and enable signals driving transceiver DE/RE pins. Use Value: Schmitt-trigger inputs reject common-mode noise; 3.6-V I/O tolerance allows direct interfacing with 3.3 V transceivers even when VCC = 1.8 V. | Use Scenario: A handheld barcode scanner dims OLED backlight based on ambient light sensor output and user button press. IC Role / Device Role / Timing Role: Configured as XOR to toggle backlight state on each button press, with hysteresis preventing false toggles. Use Value: Single-gate solution replaces microcontroller GPIO + software debounce, cutting firmware complexity and power consumption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar configurable logic gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G58DBVR | Higher ICC (10 µA typ vs. 0.5 µA typ), no Schmitt-trigger inputs, 1.65–5.5 V VCC range. | Lacks noise immunity on slow inputs; unsuitable for debouncing or analog comparator outputs. | Choose only if higher VCC (>3.6 V) or faster tpd (3.5 ns @ 3.3 V) is required and input signals are clean. |
| SN74AUP1G97DBVR | Same AUP family, identical VCC range and Ioff, but includes additional enable pin and different truth table mapping. | Enables/disable functionality adds control flexibility but requires extra GPIO; not drop-in compatible. | Select when system-level gating of logic output is needed alongside configurability - requires layout change. |
Compared with SN74LVC1G58DBVR and SN74AUP1G97DBVR, the SN74AUP1G58YEPR uniquely balances ultra-low power, Schmitt-trigger noise immunity, and minimal footprint - making it optimal for space- and energy-constrained portable electronics where signal integrity cannot be compromised.
Availability
SN74AUP1G58YEPR is available at Aetrix Electronics and suitable for IoT sensor nodes, portable medical devices, and industrial fieldbus interfaces requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74AUP1G58YEPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of expertise in low-power logic and precision analog design.
The AUP (Advanced Ultra-Low-Power) product line targets battery-operated portable electronics, delivering industry-leading static/dynamic power efficiency while maintaining signal integrity and mixed-voltage interoperability - precisely the design goals embodied in SN74AUP1G58YEPR.
FAQ
What logic functions does the SN74AUP1G58YEPR support?
The SN74AUP1G58YEPR supports eight logic functions determined by its three inputs (In0–In2): AND, OR, NAND, NOR, XNOR, inverter, noninverter, and a second NAND variant. Each combination maps directly to the output Y per the function table in the TI datasheet SCES504J. No external components are needed to configure the function - it is purely input-driven.
Does the SN74AUP1G58YEPR require external pull-up or pull-down resistors on its inputs?
No - the SN74AUP1G58YEPR does not require external pull-up or pull-down resistors because all unused inputs must be actively driven to either VCC or GND to ensure proper operation, as specified in TI's application report SCBA004. Its Schmitt-trigger inputs tolerate slow transitions but do not provide internal weak pull-ups/pull-downs.
Can the SN74AUP1G58YEPR operate at 1.2 V supply voltage?
Yes - the SN74AUP1G58YEPR is fully specified from 0.8 V to 3.6 V, including 1.2 V. At 1.2 V, it delivers typical propagation delay of 9.4 ns (CL = 5 pF), input hysteresis of 0.46 V, and ICC ≤ 0.9 mA, making it suitable for ultra-low-voltage subsystems in modern SoC-based designs.
What is the significance of the 'YEPR' suffix in SN74AUP1G58YEPR?
The 'YEPR' suffix identifies the specific packaging and ordering variant: Y = NanoStar™ DSBGA (YFP) package, E = Pb-free finish, P = tape-and-reel packaging, R = reel quantity (3000 units). This matches TI's official ordering nomenclature and confirms the device is a production-grade, RoHS-compliant part with 0.23-mm solder bumps.
How does the Ioff feature of the SN74AUP1G58YEPR protect system-level circuits?
The Ioff feature in the SN74AUP1G58YEPR disables all outputs when VCC = 0 V, blocking current flow from live I/O lines into the unpowered device. This prevents backflow damage in partial-power-down scenarios - for example, when a peripheral remains active while the host MCU sleeps - ensuring safe hot-swap and multi-rail interoperability without external isolation components.
SN74AUP1G58YEPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-XFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Configurable Multiple Function
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DSBGA
SN74AUP1G58YEPR FAQ
1.How can I place an order for SN74AUP1G58YEPR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G58YEPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G58YEPR reliable?
The price and inventory of SN74AUP1G58YEPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G58YEPR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G58YEPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G58YEPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G58YEPR?
SN74AUP1G58YEPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G58YEPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G58YEPR?
For technical support, including SN74AUP1G58YEPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G58YEPR requirements.
6.How does Aetrix verify that SN74AUP1G58YEPR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G58YEPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G58YEPR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G58YEPR?
All SN74AUP1G58YEPR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G58YEPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G58YEPR part is unused and in its original packaging.
Return procedure for SN74AUP1G58YEPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G58YEPR Tags
-
SN74LVC1G97DCKR
Texas Instruments
-
SN74LVC1G97DRLR
Texas Instruments
-
SN74LVC1G97DBVR
Texas Instruments
-
NC7SZ57P6X
onsemi
-
SN74LVC1G97DCKT
Texas Instruments
-
MC100EP05DTR2G
onsemi
-
MC100EP08DTR2G
onsemi
-
NB7L86AMNHTBG
onsemi
-
HMC722LP3E
Analog Devices Inc.
-
74LVC1G97GW,125
Nexperia USA Inc.
-
74LVC1G57GW,125
Nexperia USA Inc.
-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
