Texas Instruments SN74AUP1G79DCKT
- Part No.:
- SN74AUP1G79DCKT
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
SN74AUP1G79DCKT.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G79DCKT from Texas Instruments is a single positive-edge-triggered D-type flip-flop in SC70-5 package, operating from 0.8 V to 3.6 V, with 4 ns max propagation delay at 3.3 V, 0.9 µA max ICC, and 1.5 pF typical input capacitance. It enables low-power data synchronization in portable sensor interfaces and point-to-point signal conditioning.
For engineers reviewing the SN74AUP1G79DCKT datasheet, SN74AUP1G79DCKT pinout, SN74AUP1G79DCKT application, or SN74AUP1G79DCKT equivalent, key selection criteria include Ioff-enabled partial power-down operation, 250 mV typical input hysteresis for noise immunity, 3.6-V I/O tolerance for mixed-voltage systems, and verified performance across –40°C to +85°C.
Technical Context
The SN74AUP1G79DCKT implements a synchronous edge-triggered storage element with voltage-level clock detection-not dependent on clock rise time-enabling robust timing under slow or noisy clock edges. Its balanced CMOS push-pull output drives ±4 mA at 3 V while maintaining rail-to-rail VOH/VOL compliance.
It supports partial power-down via Ioff circuitry that disables outputs at 0 V supply, preventing back-current flow. Input hysteresis (250 mV typ. at 3.3 V) and overvoltage-tolerant inputs (up to 4.6 V) allow reliable interfacing with higher-voltage logic or noisy mechanical sensors like quadrature encoders.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max Propagation Delay | 4 ns at 3.3 V - Supports >200 MHz clocking in low-load configurations (CL = 5 pF), critical for real-time encoder sampling. |
| Static Current (ICC) | 0.9 µA maximum - Reduces quiescent power in battery-powered devices such as e-books and biometric sensors. |
| Input Capacitance (Ci) | 1.5 pF typical - Minimizes loading on high-impedance sources like piezoelectric sensors or RC-filtered signals. |
| Ioff Leakage | 0.6 µA maximum at 0 V - Ensures safe isolation during system sleep modes without external pull resistors. |
| Input Hysteresis (Vhys) | 250 mV typical at 3.3 V - Rejects sub-250 mV noise spikes on D or CLK lines, eliminating false triggering in HVAC or field transmitter applications. |
| I/O Voltage Tolerance | 3.6-V tolerant inputs - Allows direct connection to 3.3-V or 2.5-V peripherals even when VCC = 1.8 V, simplifying mixed-supply designs. |
Pinout & Package
SN74AUP1G79DCKT uses the SC70-5 (SOT-5) package: 2.00 mm × 1.25 mm, 0.65 mm pitch, 5-terminal surface-mount package optimized for space-constrained portable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - D | Data input | Asynchronous data source synchronized to CLK↑; must meet setup/hold timing (e.g., 0.6 ns su / 0 ns h at 3.3 V). |
| 2 - CLK | Clock input | Positive-edge-triggered control signal; voltage-level sensitive (not edge-rate dependent), enabling use with slow-rising microcontroller GPIOs. |
| 3 - GND | Ground reference | Return path for all internal logic and I/O; requires low-inductance connection to minimize ground bounce in high-speed switching. |
| 4 - Q | True output | Edge-aligned replica of D input; CMOS-compatible drive strength (±4 mA at 3 V) supports fanout to three standard AUP loads. |
| 5 - VCC | Power supply | Single supply input; decoupling capacitor (0.1 µF ceramic) required within 2 mm for stable operation at >100 MHz. |
Key Features
| Feature | Design Value |
|---|---|
| Low dynamic power | Cpd = 3 pF typical at 3.3 V - Reduces switching current in high-frequency data paths, lowering EMI and heat in compact PCB layouts. |
| Partial power-down (Ioff) | Outputs enter high-Z state when VCC = 0 V - Eliminates backflow current in hot-swap or multi-rail systems, protecting upstream drivers. |
| Input hysteresis | Vhys = 250 mV typical at 3.3 V - Enables clean latching of slow-transitioning signals from rotary encoders or analog comparators without external Schmitt triggers. |
| Wide VCC range | 0.8 V to 3.6 V operation - Supports direct integration into ultra-low-voltage IoT nodes (e.g., 0.9 V energy-harvesting systems) and legacy 3.3 V infrastructure. |
| 3.6-V I/O tolerance | Inputs withstand up to 4.6 V (absolute max) - Permits interoperability with 3.3-V peripherals while powered from 1.8 V, avoiding level-shifter components. |
Applications
| Quadrature Encoder Direction Detection | Low-Power Sensor Data Capture |
|---|---|
Use Scenario: Rotary knob in HVAC control panel generates two-phase square waves; direction must be determined without MCU intervention. IC Role / Device Role / Timing Role: SN74AUP1G79DCKT acts as a hardware direction decoder: CLK driven by one phase, D by the other, with Q indicating rotation direction on each rising edge. Use Value: Eliminates firmware polling or interrupt overhead; operates at 1.8 V with <1 µA static draw, extending battery life in wireless thermostats. | Use Scenario: Field transmitter (temperature/pressure) sends digital pulses to an MCU over long traces susceptible to EMI. IC Role / Device Role / Timing Role: SN74AUP1G79DCKT retimes and cleans pulse edges before MCU input, using its hysteresis and low Cpd to reject noise. Use Value: Prevents false trigger events caused by induced transients; 1.5 pF Ci minimizes trace loading, preserving signal integrity on 10-cm PCB runs. |
| Embedded PC Power Sequencing | Wireless Peripheral Synchronization |
Use Scenario: Embedded PC motherboard requires precise enable sequencing between SoC, PMIC, and peripheral rails during boot. IC Role / Device Role / Timing Role: SN74AUP1G79DCKT captures and delays a reset signal edge to align power-good assertions across voltage domains. Use Value: 4 ns tpd variation across 0.8–3.6 V ensures deterministic delay; Ioff prevents leakage during pre-power states, improving startup reliability. | Use Scenario: Wireless headset synchronizes LED status updates with audio packet arrival using a low-jitter clock domain crossing. IC Role / Device Role / Timing Role: SN74AUP1G79DCKT serves as a metastability-hardened synchronizer between asynchronous Bluetooth controller and local LED driver clock. Use Value: 250 mV hysteresis rejects RF-coupled noise on control lines; 3.6-V I/O tolerance allows direct connection to 3.3-V Bluetooth SoC despite 1.2-V LED driver supply. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G79DCKR | Higher ICC (max 10 µA), narrower VCC (1.65–5.5 V), no Ioff, no hysteresis | Lacks partial power-down and noise immunity; unsuitable for battery sleep modes or noisy sensor inputs | Choose only if operating exclusively at ≥3.3 V and no power-gating or noise margin is required. |
| NC7SZ79P5X | Lower drive (±2.6 mA), wider VCC (1.65–5.5 V), no Ioff, no hysteresis, 5-pin SC70 | Not rated for sub-1.65 V operation; lacks Ioff and hysteresis needed for portable or industrial environments | Select only for cost-sensitive 3.3-V-only applications where power and noise immunity are secondary. |
Compared with SN74LVC1G79DCKR and NC7SZ79P5X, SN74AUP1G79DCKT uniquely delivers sub-1-µA static current, 0.8-V operation, Ioff, and 250-mV hysteresis-making it the only choice for energy-constrained, mixed-voltage, or electrically noisy systems requiring deterministic edge-triggered storage.
Availability
SN74AUP1G79DCKT is available at Aetrix Electronics and suitable for barcode scanner, fingerprint biometrics, and embedded PC applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SN74AUP1G79DCKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The AUP family-including SN74AUP1G79DCKT-is engineered for ultra-low-power portable applications, prioritizing nanowatt static consumption, wide VCC scalability, and robust signal integrity across battery-voltage ranges.
FAQ
What is the minimum supply voltage for reliable operation of the SN74AUP1G79DCKT?
The SN74AUP1G79DCKT is fully specified from 0.8 V to 3.6 V. At 0.8 V, it supports clock frequencies up to 20 MHz with 4.8 ns minimum pulse width and 4.2 ns setup time. This makes SN74AUP1G79DCKT suitable for energy-harvesting or coin-cell-powered systems where supply voltage may dip below 1.0 V during peak load.
Does the SN74AUP1G79DCKT support partial power-down, and how does it behave when VCC = 0 V?
Yes, SN74AUP1G79DCKT supports partial power-down via its Ioff feature. When VCC = 0 V, all inputs and outputs enter a high-impedance state with ≤0.6 µA leakage (TA = –40°C to +85°C). This prevents current backflow into powered sections of the system, protecting both SN74AUP1G79DCKT and connected devices during hot-swap or multi-rail sequencing.
Can the SN74AUP1G79DCKT safely interface with 3.3-V signals while operating at 1.8 V VCC?
Yes. SN74AUP1G79DCKT features 3.6-V I/O-tolerant inputs, meaning its D and CLK pins accept voltages up to 4.6 V (absolute max) regardless of VCC. When VCC = 1.8 V, the device correctly interprets 3.3-V logic-high inputs and maintains full functionality-eliminating the need for external level shifters in mixed-voltage sensor or communication interfaces.
What is the purpose of input hysteresis in the SN74AUP1G79DCKT, and how does it improve system reliability?
The SN74AUP1G79DCKT includes 250 mV typical input hysteresis at 3.3 V, which creates separate thresholds for rising and falling input transitions. This prevents oscillation or multiple toggles when driven by slow-moving or noisy signals-such as those from mechanical switches, potentiometers, or unconditioned sensor outputs-ensuring single, clean edge registration per event in applications like field transmitters or biometric scanners.
How does the propagation delay of the SN74AUP1G79DCKT vary with supply voltage and load capacitance?
SN74AUP1G79DCKT tpd decreases with higher VCC and lower CL: at 3.3 V and CL = 5 pF, tpd is 1.5–2.1 ns (typ/max); at 0.8 V and CL = 30 pF, it rises to 27.2 ns (typ). This voltage- and load-dependent behavior is documented in Tables 6.8–6.11 and Figure 1, enabling accurate timing budgeting across operating conditions without derating margins.
SN74AUP1G79DCKT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 266 MHz
- Max Propagation Delay @ V, Max CL:
- 5.8ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 1.5 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
SN74AUP1G79DCKT FAQ
1.How can I place an order for SN74AUP1G79DCKT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G79DCKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G79DCKT reliable?
The price and inventory of SN74AUP1G79DCKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G79DCKT is usually 5 days.
3.What payment methods are accepted for SN74AUP1G79DCKT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G79DCKT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G79DCKT?
SN74AUP1G79DCKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G79DCKT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G79DCKT?
For technical support, including SN74AUP1G79DCKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G79DCKT requirements.
6.How does Aetrix verify that SN74AUP1G79DCKT is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G79DCKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G79DCKT meets industry standards.
7.What is the process for return or replacement of SN74AUP1G79DCKT?
All SN74AUP1G79DCKT units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G79DCKT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G79DCKT part is unused and in its original packaging.
Return procedure for SN74AUP1G79DCKT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G79DCKT Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
