Texas Instruments SN74AUP1G79DRYR
- Part No.:
- SN74AUP1G79DRYR
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 6-UFDFN
- Datasheet:
-
SN74AUP1G79DRYR.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT 6SON
- Quantity:
- Payment:

- Shipping:

Inventory:1,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G79DRYR from Texas Instruments is a single positive-edge-triggered D-type flip-flop in a 6-pin SON package (1.45 mm × 1.00 mm), operating across 0.8 V to 3.6 V supply, with 4 ns max propagation delay at 3.3 V, 0.9 µA max ICC, and Ioff support for partial power-down mode. It serves as a low-power edge-triggered data latch in space-constrained portable timing paths.
For engineers reviewing the SN74AUP1G79DRYR datasheet, SN74AUP1G79DRYR pinout, SN74AUP1G79DRYR application, or SN74AUP1G79DRYR equivalent, key selection criteria include its ultra-low static current, voltage-level clock triggering (not rise-time dependent), 3.6-V I/O tolerance for mixed-voltage interfacing, and validated performance down to 0.8 V for battery-backed systems.
Technical Context
The SN74AUP1G79DRYR implements a synchronous positive-edge-triggered D flip-flop with no asynchronous reset or set - data at D transfers to Q only on the rising edge of CLK when setup/hold timing is met. Clock triggering is defined by voltage threshold, not edge slew rate, enabling robust operation with slow or noisy clocks.
It features balanced CMOS push-pull outputs, standard CMOS inputs with 1.5 pF typical input capacitance, and integrated clamp diodes. The Ioff circuit disables all I/Os during power-down, preventing back-current flow when VCC = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains |
| Max Propagation Delay | 4 ns at 3.3 V - enables reliable operation up to 260 MHz clock frequency in point-to-point configurations |
| Static Current (ICC) | 0.9 µA maximum - extends battery life in always-on sensor nodes and wearable devices |
| Input Capacitance (Ci) | 1.5 pF typical - minimizes loading on high-impedance clock or data sources (e.g., crystal oscillator buffers) |
| Ioff Leakage | 0.6 µA maximum at 0 V - ensures safe isolation during partial power-down in multi-rail systems |
| Output Drive | ±4 mA at 3 V - sufficient to drive light capacitive loads (≤15 pF) without external buffering |
| ESD Rating | 2000-V HBM, 1000-V CDM - meets industrial handling requirements without additional protection circuitry |
Pinout & Package
SN74AUP1G79DRYR uses a 6-pin SON package (1.45 mm × 1.00 mm, 0.5-mm pitch) with wettable flank terminals for automated optical inspection. Pin 5 is NC (no connect); pin 6 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Data Input (D) | Asynchronous data source; must meet setup time (0.6 ns min at 3.3 V) before CLK↑ |
| 2 | Clock Input (CLK) | Positive-edge-triggered control signal; voltage-threshold-based triggering decouples timing from input slew rate |
| 3 | GND | Reference ground for all I/O and internal logic; requires low-inductance connection to minimize switching noise |
| 4 | Q Output | Non-inverting registered output; drives complementary logic or sampling circuits with 4 ns max tpd |
| 5 | NC | No internal connection; must be left floating or tied to GND/VCC per layout guidelines - no routing required |
| 6 | VCC | Primary power supply; bypassing with 0.1-µF ceramic capacitor near pin essential for stable 260-MHz operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low Power Operation | 0.9 µA max ICC and 3 pF typical Cpd enable sub-µW dynamic power at 10 MHz - critical for energy-harvesting designs |
| Voltage-Level Clock Triggering | CLK edge detection occurs at fixed VCC/2 threshold, not dV/dt - eliminates metastability risk from slow-clock edges in motor control feedback loops |
| 3.6-V I/O Tolerance | Inputs tolerate up to 3.6 V regardless of VCC (as low as 0.8 V), allowing direct connection to 3.3-V peripherals in mixed-supply embedded systems |
| Input Hysteresis | 250 mV typical Vhys improves noise immunity on long PCB traces or unshielded cables in industrial field transmitters |
| Partial Power-Down Support | Ioff limits leakage to ≤0.6 µA when VCC = 0 V - prevents backfeeding into powered-down rails in modular power architectures |
Applications
| Quadrature Encoder Direction Detection | Low-Power Sensor Data Latching |
|---|---|
Use Scenario: Rotary encoder outputs two 90°-phase-shifted square waves used to determine rotation direction in HVAC actuators or industrial knobs. IC Role / Device Role / Timing Role: SN74AUP1G79DRYR acts as a hardware direction decoder - CLK receives one channel, D receives the other, and Q state indicates clockwise vs. counterclockwise motion. Use Value: Eliminates need for MCU GPIO polling or interrupt service routines, reducing system power by >30% in battery-operated field transmitters. | Use Scenario: Temperature or pressure sensor outputs analog or digital data that must be captured synchronously with a system clock in e-book or barcode scanner sleep/wake cycles. IC Role / Device Role / Timing Role: SN74AUP1G79DRYR latches sensor data on the rising edge of a low-frequency wake-up clock, holding stable values for subsequent ADC sampling or bus transfer. Use Value: Enables precise timing alignment with 0.6 ns setup margin at 3.3 V, ensuring error-free capture even under voltage droop during wake-up transitions. |
| Point-to-Point Clock Domain Crossing | Mixed-Voltage Logic Interface |
Use Scenario: Isolating timing-critical signals between independent clock domains in NAS controller boards or SDR baseband processors. IC Role / Device Role / Timing Role: SN74AUP1G79DRYR provides single-bit synchronization across asynchronous clocks, leveraging its voltage-threshold CLK detection to avoid metastability from skewed edges. Use Value: Achieves MTBF >10⁹ hours at 260 MHz due to deterministic edge sampling - verified per JESD78 Class II latch-up immunity. | Use Scenario: Interfacing a 3.3-V FPGA I/O bank to a 1.8-V microcontroller in wireless data access cards or TV mainboards. IC Role / Device Role / Timing Role: SN74AUP1G79DRYR buffers and level-shifts control signals (e.g., reset, enable) while maintaining timing integrity across voltage domains. Use Value: 3.6-V tolerant inputs accept 3.3-V logic highs directly; 0.8-V minimum VCC allows native 1.8-V operation without external level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G79DBVR | Higher ICC (10 µA typ), 1.65–5.5 V VCC range, no Ioff, 5-pin SOT-23 package | Lacks partial power-down capability; unsuitable for systems requiring rail isolation during standby | Choose when higher drive strength (24 mA) and 5-V compatibility are needed over ultra-low power |
| 74AHC1G79GW,125 | Wider VCC (2–5.5 V), higher tpd (6.5 ns @ 3.3 V), 5-pin SC70, no Ioff or 0.8-V operation | Not rated below 2 V; cannot replace SN74AUP1G79DRYR in sub-1-V battery monitoring circuits | Prefer for cost-sensitive industrial controls where 0.8-V operation and nanoamp ICC are non-critical |
Compared with SN74LVC1G79DBVR and 74AHC1G79GW,125, the SN74AUP1G79DRYR uniquely delivers sub-1-µA static current, 0.8-V functionality, and Ioff-enabled power-rail isolation - making it the only option for energy-constrained, multi-voltage portable systems requiring guaranteed zero-backfeed behavior.
Availability
SN74AUP1G79DRYR is available at Aetrix Electronics and suitable for barcode scanners, field transmitters, and e-book controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AUP1G79DRYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The AUP family, including SN74AUP1G79DRYR, was designed specifically for ultra-low-power portable applications - optimizing static/dynamic power across 0.8–3.6 V to maximize battery runtime without sacrificing signal integrity or timing precision.
FAQ
What is the minimum supply voltage at which SN74AUP1G79DRYR guarantees functional operation?
SN74AUP1G79DRYR is fully specified from 0.8 V to 3.6 V. At 0.8 V, it supports clock frequencies up to 20 MHz with 4.8 ns minimum pulse width and 4.2 ns setup time. This makes SN74AUP1G79DRYR suitable for brown-out recovery and energy-harvesting systems where supply may dip below 1.0 V.
Does SN74AUP1G79DRYR support true bidirectional data flow or bus contention handling?
No. SN74AUP1G79DRYR is a unidirectional D-type flip-flop with dedicated D (input), CLK (control), and Q (output) pins. It has no tri-state or bus-hold functionality. Bus contention must be avoided by design - SN74AUP1G79DRYR should never drive a shared line without external isolation.
Can SN74AUP1G79DRYR be used with a 5-V input signal?
No. While SN74AUP1G79DRYR inputs tolerate up to 3.6 V, applying 5 V exceeds the Absolute Maximum Rating and risks permanent damage. For 5-V interface, use a level-shifter or select a 5-V-tolerant alternative like SN74LVC1G79DBVR.
How does the Ioff feature of SN74AUP1G79DRYR behave during power sequencing?
When VCC = 0 V, the Ioff circuit places all inputs and outputs in high-impedance state, limiting leakage to ≤0.6 µA. This prevents current backflow from live signal lines into the unpowered SN74AUP1G79DRYR - a critical requirement in hot-swap or staggered-power industrial modules.
Is there a recommended PCB layout practice for minimizing jitter on the CLK input of SN74AUP1G79DRYR?
Yes. Route the CLK trace as a controlled-impedance microstrip (50 Ω) with minimal stubs, place a 0.1-µF ceramic decoupling capacitor between VCC and GND within 2 mm of pins 3 and 6, and avoid routing CLK parallel to noisy digital nets. These practices reduce ground bounce and maintain the 0.6 ns setup margin at 3.3 V for SN74AUP1G79DRYR.
SN74AUP1G79DRYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 266 MHz
- Max Propagation Delay @ V, Max CL:
- 5.8ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 1.5 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
SN74AUP1G79DRYR FAQ
1.How can I place an order for SN74AUP1G79DRYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G79DRYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G79DRYR reliable?
The price and inventory of SN74AUP1G79DRYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G79DRYR is usually 5 days.
3.What payment methods are accepted for SN74AUP1G79DRYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G79DRYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G79DRYR?
SN74AUP1G79DRYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G79DRYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G79DRYR?
For technical support, including SN74AUP1G79DRYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G79DRYR requirements.
6.How does Aetrix verify that SN74AUP1G79DRYR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G79DRYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G79DRYR meets industry standards.
7.What is the process for return or replacement of SN74AUP1G79DRYR?
All SN74AUP1G79DRYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G79DRYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G79DRYR part is unused and in its original packaging.
Return procedure for SN74AUP1G79DRYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G79DRYR Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

