Texas Instruments SN74AUP1G80DBVRG4
- Part No.:
- SN74AUP1G80DBVRG4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- SC-74A, SOT-753
- Datasheet:
-
SN74AUP1G80DBVRG4.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G80DBVRG4 from Texas Instruments is a single positive-edge-triggered D-type flip-flop in 5-pin SOT-23 (DBV) package, operating from 0.8 V to 3.6 V supply, with maximum propagation delay of 4.4 ns at 3.3 V, 0.9 µA max ICC, and 4.3 pF typical Cpd - used for clock domain synchronization and frequency division in ultra-low-power portable systems.
For engineers reviewing the SN74AUP1G80DBVRG4 datasheet, SN74AUP1G80DBVRG4 pinout, SN74AUP1G80DBVRG4 application, or SN74AUP1G80DBVRG4 equivalent, key selection criteria include its Ioff-enabled partial-power-down capability, Schmitt-trigger input hysteresis (250 mV typ), 3.6-V I/O tolerance for mixed-voltage interfacing, and verified operation down to –40°C for industrial edge nodes.
Technical Context
This device implements a synchronous edge-triggered storage element where data at D transfers to Q only on the positive-going clock transition, independent of clock rise time due to voltage-level–based triggering. Its balanced CMOS push-pull output drives ±4 mA at 3 V while maintaining low noise (<10% VCC overshoot/undershoot).
The integrated Ioff circuit disables outputs during power-down, blocking current backflow, and Schmitt-trigger action on inputs enables robust operation with slow or noisy clock signals - critical for battery-powered sensor nodes interfacing with mechanical switches or RC oscillators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - supports direct interface with 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters |
| tpd Max | 4.4 ns at 3.3 V - enables reliable 260-MHz clock operation in point-to-point timing paths |
| ICC Max | 0.9 µA - extends battery life in always-on IoT endpoints by minimizing static power draw |
| Cpd Typ | 4.3 pF at 3.3 V - reduces dynamic switching energy and EMI in high-frequency clock distribution |
| Input Hysteresis | 250 mV typical at 3.3 V - rejects noise up to ±125 mV on clock or data lines without external filtering |
| Ioff Leakage | 0.2 µA max at 0 V VCC - prevents bus contention and backpowering in multi-rail systems during partial shutdown |
| ESD Rating | 2000-V HBM - meets industrial handling requirements without additional protection circuitry |
Pinout & Package
SN74AUP1G80DBVRG4 uses the 5-pin SOT-23 (DBV) package, measuring 1.60 mm × 2.90 mm, with exposed pad not present and standard lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D | Data input | Asynchronous data source synchronized to CLK edge; requires setup/hold timing compliance per voltage |
| CLK | Positive-edge clock input | Triggers transfer on rising voltage threshold - not dependent on slew rate; supports Δt/Δv ≤ 200 ns/V |
| GND | Ground reference | Return path for all internal logic and I/O; must be low-impedance to maintain signal integrity |
| Q | Non-inverting output | Edge-aligned replica of D state; capable of driving light capacitive loads (≤15 pF) at full speed |
| VCC | Power supply | Single-supply rail powering core logic and I/O; supports 3.6-V tolerant inputs when VCC = 3.3 V or lower |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger input | 250 mV typical hysteresis improves noise immunity for slow-switching clocks from microcontrollers or RC networks |
| Ioff partial-power-down | Outputs enter high-Z when VCC = 0 V, preventing backdrive damage in hot-swap or multi-rail power sequencing |
| 3.6-V I/O tolerance | Accepts 3.6-V inputs while powered from 1.8-V or 2.5-V rails - eliminates need for external level translators |
| NanoStar™ packaging | Die-as-package construction reduces parasitic inductance/capacitance for cleaner edge fidelity in high-speed routing |
| Low Ci (1.5 pF) | Minimizes loading on upstream drivers and eases PCB trace impedance matching in dense layouts |
Applications
| Home Automation Sensor Hub | Industrial PLC I/O Module |
|---|---|
Use Scenario: A battery-powered motion sensor node samples PIR output and synchronizes data transmission to a BLE SoC using a clean clock edge. IC Role / Device Role / Timing Role: SN74AUP1G80DBVRG4 acts as a metastability-hardened synchronizer between asynchronous PIR interrupt and synchronous BLE radio clock domain. Use Value: Its 0.9 µA ICC and 250 mV input hysteresis enable reliable wake-up detection with <1 µA average system current and immunity to EMI-induced false triggers. | Use Scenario: An isolated digital input card conditions 24-V field signals via optocouplers and delivers synchronized status bits to an FPGA-based controller. IC Role / Device Role / Timing Role: SN74AUP1G80DBVRG4 provides clock-domain crossing for optocoupler outputs before feeding into FPGA fabric. Use Value: 0.8-V minimum VCC allows direct connection to FPGA I/O banks powered at 1.2 V or 1.8 V, eliminating level-shifter components and board space. |
| Test Equipment Front-End | White Goods Control Board |
Use Scenario: A handheld multimeter digitizes analog readings and routes timestamped samples to an ARM Cortex-M4 via SPI, requiring precise sample-clock alignment. IC Role / Device Role / Timing Role: SN74AUP1G80DBVRG4 retimes ADC conversion-complete pulses to match the MCU's SPI frame clock. Use Value: 4.4 ns tpd ensures sub-10 ns timing uncertainty - critical for achieving <1 LSB timing jitter in 16-bit sampling applications. | Use Scenario: A washing machine main control board monitors door latch switch status and motor phase feedback under varying EMI conditions. IC Role / Device Role / Timing Role: SN74AUP1G80DBVRG4 debounces and synchronizes mechanical switch inputs to the MCU's real-time interrupt system. Use Value: Schmitt-trigger input eliminates need for external RC filters, reducing BOM count and improving long-term reliability against contact oxidation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G80DBVR | Higher ICC (10 µA typ), wider VCC range (1.65–5.5 V), no Schmitt input, no Ioff | Requires external level shifting for sub-1.65 V operation; unsuitable for partial-power-down systems | Select when interfacing with 5-V legacy peripherals and lowest static power is not required |
| 74AHC1G74SE-7 | Single D-type with set/reset, 2.0–5.5 V VCC, 8 ns tpd at 3.3 V, no Ioff or Schmitt input | Lacks power-down safety and noise immunity; requires separate reset initialization | Choose when asynchronous reset functionality is mandatory and system operates above 2.0 V |
Compared with SN74LVC1G80DBVR and 74AHC1G74SE-7, SN74AUP1G80DBVRG4 uniquely combines sub-1-µA static power, Schmitt-trigger noise rejection, and Ioff protection - making it the only option qualified for always-on, mixed-voltage, and safety-critical edge sensing.
Availability
SN74AUP1G80DBVRG4 is available at Aetrix Electronics and suitable for home automation sensor hubs, industrial PLC I/O modules, and test equipment front-ends requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AUP1G80DBVRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The AUP family - including SN74AUP1G80DBVRG4 - was engineered specifically for ultra-low-power battery-operated devices, prioritizing minimized ICC and Cpd across 0.8–3.6 V while preserving signal integrity and mixed-voltage interoperability.
FAQ
What is the maximum clock frequency supported by SN74AUP1G80DBVRG4 at 1.8 V?
At 1.8 V ± 0.15 V and TA = –40°C to +85°C, SN74AUP1G80DBVRG4 supports up to 240 MHz with CL = 5 pF load. Performance degrades to 160 MHz at CL = 15 pF and 133 MHz at CL = 30 pF - confirming its suitability for high-speed point-to-point clock forwarding in compact designs where SN74AUP1G80DBVRG4 is deployed.
Does SN74AUP1G80DBVRG4 have a reset or clear function?
No, SN74AUP1G80DBVRG4 does not include asynchronous preset or clear inputs. Its function table shows Q retains its prior state (Q0) when CLK is inactive, and initial output state is undefined after power-up. System-level initialization must be handled externally - for example, via an override switch or MCU-controlled pull-up/down, as documented in the SN74AUP1G80DBVRG4 typical application circuit.
Can SN74AUP1G80DBVRG4 be used as a frequency divider?
Yes - SN74AUP1G80DBVRG4 can implement a 2× frequency divider by connecting Q to D. On each positive CLK edge, the output toggles, halving the input frequency. This configuration is explicitly validated in TI's application note and leverages SN74AUP1G80DBVRG4's edge-triggered behavior and low propagation delay for stable division without added logic.
Is SN74AUP1G80DBVRG4 compatible with 1.2-V supply systems?
Yes, SN74AUP1G80DBVRG4 is fully specified from 0.8 V to 3.6 V, including operation at 1.2 V ± 0.1 V. At this voltage, it achieves 175 MHz fmax (CL = 5 pF), 3.2 ns tpd typical, and maintains Ioff functionality - making SN74AUP1G80DBVRG4 ideal for modern ultra-low-voltage SoC interfaces where power efficiency is paramount.
What is the purpose of the NC pin on SN74AUP1G80DBVRG4 in DBV package?
The fifth pin (Pin 5) on SN74AUP1G80DBVRG4 in the DBV (SOT-23) package is labeled NC (No Internal Connection). It is electrically unconnected and must be left floating or tied to GND for mechanical stability - it serves no functional role in SN74AUP1G80DBVRG4 operation and is not bonded internally.
SN74AUP1G80DBVRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 260 MHz
- Max Propagation Delay @ V, Max CL:
- 6.4ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 1.5 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
SN74AUP1G80DBVRG4 FAQ
1.How can I place an order for SN74AUP1G80DBVRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G80DBVRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G80DBVRG4 reliable?
The price and inventory of SN74AUP1G80DBVRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G80DBVRG4 is usually 5 days.
3.What payment methods are accepted for SN74AUP1G80DBVRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G80DBVRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G80DBVRG4?
SN74AUP1G80DBVRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G80DBVRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G80DBVRG4?
For technical support, including SN74AUP1G80DBVRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G80DBVRG4 requirements.
6.How does Aetrix verify that SN74AUP1G80DBVRG4 is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G80DBVRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G80DBVRG4 meets industry standards.
7.What is the process for return or replacement of SN74AUP1G80DBVRG4?
All SN74AUP1G80DBVRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G80DBVRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G80DBVRG4 part is unused and in its original packaging.
Return procedure for SN74AUP1G80DBVRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G80DBVRG4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
