Texas Instruments SN74AUP1G97DCKTG4
- Part No.:
- SN74AUP1G97DCKTG4
- Manufacturer:
- Texas Instruments
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
SN74AUP1G97DCKTG4.pdf
- Description:
- IC CONFIG MULTI FUNCTION SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,118
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1G97DCKTG4 from Texas Instruments is a low-power configurable multiple-function logic gate in SC-70 (DCK) package with 6 pins. It implements eight logic functions-including MUX, AND, OR, NAND, NOR, inverter, and noninverter-via three input control bits (A, B, C), features Schmitt-trigger inputs for noise immunity, operates from 0.8 V to 3.6 V, and delivers 5.6 ns max propagation delay at 3.3 V. It is used in battery-powered portable devices requiring flexible logic configuration with minimal power draw.
For engineers reviewing the SN74AUP1G97DCKTG4 datasheet, SN74AUP1G97DCKTG4 pinout, SN74AUP1G97DCKTG4 application, or SN74AUP1G97DCKTG4 equivalent, key selection criteria include its wide VCC range (0.8–3.6 V), Ioff support for partial-power-down mode, 1.5 pF typical input capacitance, Schmitt-trigger hysteresis (0.79 V min at 3 V), and compatibility with mixed-mode signal operation due to 3.6-V I/O tolerance.
Technical Context
The SN74AUP1G97DCKTG4 uses a 3-bit function-select architecture where inputs A, B, and C determine output Y's logic behavior per the defined function table. Its Schmitt-trigger inputs provide hysteresis (ΔVT = 0.79 V min at VCC = 3 V), enabling robust operation with slow-rising signals and improved noise rejection.
It supports partial-power-down via Ioff circuitry that disables outputs when VCC = 0 V, preventing backflow current. The device maintains low dynamic power (Cpd = 4.8 pF typ at 3.3 V) and static current (ICC ≤ 0.9 mA max across full VCC range), making it suitable for point-to-point interconnects in space-constrained, ultra-low-power systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - enables single-supply operation across legacy 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters. |
| tpd Max | 5.6 ns at 3.3 V, CL = 5 pF - ensures timing-critical signal routing in high-speed digital interfaces with minimal latency. |
| Ioff Support | Yes - allows safe isolation during system power sequencing; prevents damaging current flow when powered down. |
| Input Hysteresis (ΔVT) | 0.79 V min at VCC = 3 V - improves noise margin and eliminates chatter on slow or noisy input transitions. |
| IOH/IOL Drive | ±4 mA at VCC = 3 V - sufficient to drive standard CMOS loads and small capacitive buses without external buffering. |
| CI (Input Cap) | 1.5 pF typ - reduces loading on preceding stage, critical for high-frequency clock or data path integrity. |
| ESD Rating | 2000-V HBM, 1000-V CDM - meets industrial-grade robustness requirements for handheld and portable equipment. |
Pinout & Package
SN74AUP1G97DCKTG4 is packaged in SC-70 (DCK), a 6-pin surface-mount package measuring 2.0 mm × 1.25 mm × 0.9 mm (max height), optimized for space-constrained PCB layouts in portable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A (Data/Input 0) | Primary logic input; combined with B and C to configure function; Schmitt-triggered for noise immunity. |
| 2 | GND | Ground reference for all internal circuitry and I/O; must be low-impedance for stable low-power operation. |
| 3 | B (Data/Input 1) | Secondary logic input; participates in all eight function configurations; shares same Schmitt characteristics as A. |
| 4 | Y (Output) | Configurable logic output; drives CMOS-compatible loads up to ±4 mA; supports 3.6-V I/O tolerance. |
| 5 | C (Function Select) | Control bit determining logic function; high/low state selects between MUX, AND, OR, NAND, NOR, inverter, buffer. |
| 6 | VCC | Power supply input; accepts 0.8–3.6 V; powers internal logic and output stage; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable Logic Function | Eight selectable functions (MUX, AND, OR, NAND, NOR, inverter, noninverter) via 3-bit input coding - replaces multiple discrete gates, reducing BOM count and board area. |
| Schmitt-Trigger Inputs | Hysteresis ≥ 0.79 V at 3 V - eliminates false triggering from slow edges or EMI, critical in noisy sensor or switch interfaces. |
| Ioff Partial-Power-Down | Outputs disabled when VCC = 0 V - prevents back-current during hot-swap or multi-rail power sequencing, protecting upstream drivers. |
| Ultra-Low Power | ICC ≤ 0.9 mA max across 0.8–3.6 V - extends battery life in wearables, IoT sensors, and remote controls. |
| 3.6-V I/O Tolerance | Inputs/outputs withstand up to 3.6 V regardless of VCC - simplifies mixed-voltage interfacing (e.g., 1.8-V core driving 3.3-V bus). |
Applications
| Portable Sensor Interface | Low-Power Wearable Control |
|---|---|
|
Use Scenario: Interfacing analog sensor outputs with slow slew rates to a microcontroller ADC input in a fitness tracker. IC Role / Device Role / Timing Role: Configured as an inverter or buffer with Schmitt-trigger inputs to clean up noisy or slow-rising sensor signals before digitization. Use Value: Eliminates need for external RC filtering or dedicated Schmitt buffers, saving PCB area and component cost while improving signal fidelity. |
Use Scenario: Managing button debouncing and LED driver enable logic in a Bluetooth earbud with tight power budget. IC Role / Device Role / Timing Role: Used as a 2-input AND gate with one inverted input to combine wake-on-button press and low-battery shutdown signals. Use Value: Reduces active current by >90% vs. discrete transistor solutions; Ioff ensures no leakage during sleep mode. |
| Industrial Remote I/O Module | Smart Home Hub Signal Routing |
|
Use Scenario: Selecting between two fieldbus transceiver status signals (RS-485 and CAN) for diagnostic reporting in a DIN-rail controller. IC Role / Device Role / Timing Role: Configured as a 2-to-1 multiplexer (C selects between A and B) to route fault indicators to a shared UART line. Use Value: Enables dynamic signal routing without FPGA or MCU intervention, lowering firmware complexity and real-time latency. |
Use Scenario: Adapting GPIO voltage levels between a 1.8-V SoC and 3.3-V Zigbee radio module in a smart thermostat. IC Role / Device Role / Timing Role: Operated as a noninverted buffer with 3.6-V I/O tolerance to translate logic levels bidirectionally. Use Value: Avoids dedicated level translators; maintains <5.6 ns propagation delay to preserve timing margins in wireless packet framing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar configurable logic gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G97DBVR | Wider VCC range (1.65–5.5 V); higher ICC (2 µA typ vs. 0.5 µA typ at 1.8 V); no Ioff; no Schmitt inputs. | Preferred where 5-V compatibility or higher drive strength (>24 mA) is needed; unsuitable for partial-power-down systems. | Select SN74LVC1G97DBVR only if operating above 3.6 V or requiring stronger output drive; avoid when ultra-low ICC or Ioff is mandatory. |
| SN74AUP1G57DCKR | Same AUP family; identical VCC range, Ioff, and Schmitt inputs; differs in function table (7 functions vs. 8) and pinout (A/B/C/Y/VCC/GND same order but different mapping). | Functionally overlapping but not pin-compatible; requires PCB redesign; lacks "noninverted buffer" option present in SN74AUP1G97. | Choose SN74AUP1G57DCKR only if the exact 7-function set suffices and layout revision is acceptable; otherwise retain SN74AUP1G97DCKTG4 for full configurability. |
Compared with SN74LVC1G97DBVR and SN74AUP1G57DCKR, SN74AUP1G97DCKTG4 uniquely combines sub-1-µA static current, Ioff-enabled power sequencing, Schmitt-trigger noise immunity, and eight distinct logic functions in a single SC-70 package - making it optimal for battery-critical, mixed-voltage, and noise-prone embedded control nodes.
Availability
SN74AUP1G97DCKTG4 is available at Aetrix Electronics and suitable for portable medical monitors, wireless sensor nodes, and ultra-low-power industrial controllers requiring stable component supply and long-term lifecycle support.
Supply support for SN74AUP1G97DCKTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in power-efficient IC design.
The AUP (Advanced Ultra-Low-Power) logic family, including SN74AUP1G97DCKTG4, was engineered specifically for battery-powered portable electronics demanding nanowatt static power, robust signal integrity, and flexible logic implementation in minimal footprint.
FAQ
What logic functions does the SN74AUP1G97DCKTG4 support?
The SN74AUP1G97DCKTG4 supports eight configurable logic functions determined by the 3-bit input combination on pins A, B, and C: 2-to-1 data selector (MUX), 2-input AND, 2-input OR with one inverted input, 2-input NAND with one inverted input, 2-input AND with one inverted input, 2-input NOR with one inverted input, 2-input OR, inverter, and noninverted buffer. Each function is explicitly defined in the datasheet's Function Selection Table and verified across the full operating temperature range.
Does the SN74AUP1G97DCKTG4 support partial-power-down operation?
Yes, the SN74AUP1G97DCKTG4 includes Ioff circuitry that actively disables outputs when VCC = 0 V, preventing current backflow from live I/O lines into the unpowered device. This feature is fully characterized per JESD 78 Class II latch-up testing and supports safe hot-swap and multi-rail power sequencing - a key requirement in modern portable and modular electronics designs using SN74AUP1G97DCKTG4.
What is the maximum propagation delay of the SN74AUP1G97DCKTG4 at 3.3 V?
The maximum propagation delay (tpd) of the SN74AUP1G97DCKTG4 is 5.6 ns at VCC = 3.3 V ± 0.3 V, CL = 5 pF, and TA = –40°C to 85°C. This value is measured from any input (A, B, or C) to output Y under worst-case process/voltage/temperature conditions and is guaranteed by TI's production test flow - ensuring timing predictability in high-speed digital signal paths using SN74AUP1G97DCKTG4.
Is the SN74AUP1G97DCKTG4 compatible with 1.8-V and 3.3-V systems?
Yes, the SN74AUP1G97DCKTG4 operates across a continuous VCC range of 0.8 V to 3.6 V and features 3.6-V tolerant I/Os. It functions reliably at 1.8 V (with tpd ≤ 9.4 ns, CL = 5 pF) and 3.3 V (tpd ≤ 5.6 ns), and its inputs accept voltages up to 3.6 V regardless of VCC level - enabling seamless integration in mixed-voltage systems such as those combining 1.8-V MCUs with 3.3-V peripherals using SN74AUP1G97DCKTG4.
What package type and dimensions does the SN74AUP1G97DCKTG4 use?
The SN74AUP1G97DCKTG4 uses the SC-70 (DCK) package: a 6-pin surface-mount outline measuring 2.0 mm × 1.25 mm × 0.9 mm (max height), with pin pitch of 0.65 mm. It is RoHS-compliant, lead-finish NIPDAU, and rated MSL Level-1 (unlimited floor life at ≤30°C/60% RH). This compact footprint is ideal for space-constrained PCBs in wearables and IoT edge nodes deploying SN74AUP1G97DCKTG4.
SN74AUP1G97DCKTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Configurable Multiple Function
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Schmitt Trigger Input:
- Yes
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
SN74AUP1G97DCKTG4 FAQ
1.How can I place an order for SN74AUP1G97DCKTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1G97DCKTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1G97DCKTG4 reliable?
The price and inventory of SN74AUP1G97DCKTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1G97DCKTG4 is usually 5 days.
3.What payment methods are accepted for SN74AUP1G97DCKTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1G97DCKTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1G97DCKTG4?
SN74AUP1G97DCKTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1G97DCKTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1G97DCKTG4?
For technical support, including SN74AUP1G97DCKTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1G97DCKTG4 requirements.
6.How does Aetrix verify that SN74AUP1G97DCKTG4 is sourced from the original manufacturer or authorized distributors?
All SN74AUP1G97DCKTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1G97DCKTG4 meets industry standards.
7.What is the process for return or replacement of SN74AUP1G97DCKTG4?
All SN74AUP1G97DCKTG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1G97DCKTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1G97DCKTG4 part is unused and in its original packaging.
Return procedure for SN74AUP1G97DCKTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1G97DCKTG4 Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
