Texas Instruments SN74AUP1T58DSFR
- Part No.:
- SN74AUP1T58DSFR
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
SN74AUP1T58DSFR.pdf
- Description:
- IC TRANSLTR UNIDIRECTIONAL 6SON
- Quantity:
- Payment:

- Shipping:

Inventory:2,797
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1T58DSFR from Texas Instruments is a single-supply voltage-level translator IC with configurable logic gate functionality, supporting 1.8 V ↔ 2.5 V and 1.8 V ↔ 3.3 V bidirectional translation. It features Schmitt-trigger inputs (ΔVT = 210 mV), Ioff protection (0.5 µA max at VCC = 0 V), and operates across 2.3–3.6 V supply range. Used in mixed-voltage I/O interfacing between microcontrollers and peripherals in portable embedded systems.
For engineers reviewing the SN74AUP1T58DSFR datasheet, SN74AUP1T58DSFR pinout, SN74AUP1T58DSFR application, or SN74AUP1T58DSFR equivalent, key selection criteria include its nine programmable logic functions (NAND, OR, XOR, buffer, inverter), ultra-low static power (0.5 µA ICC), 6-pin X2SON package (1.05 × 1.05 mm, 0.4 mm height), and guaranteed operation from –40°C to +85°C.
Technical Context
The SN74AUP1T58DSFR implements AUP ultra-low-power logic technology optimized for battery-backed applications. Its three configurable inputs (A, B, C) are connected to VCC or GND to select one of nine logic functions - including inverter, noninverting buffer, 2-input XOR, and NAND/NOR variants - without external components.
Schmitt-trigger inputs provide 210 mV hysteresis (VT+ = 1.19 V / VT− = 0.5 V at VCC = 3.3 V), rejecting noise on slow-rising signals and ensuring clean output transitions. Ioff enables partial power-down with leakage <0.5 µA when VCC = 0 V, allowing safe signal routing across powered-off domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - accommodates battery voltage droop while maintaining full logic functionality |
| Logic Functions | Nine selectable via input biasing - eliminates need for multiple discrete gates or FPGA resources |
| Input Hysteresis ΔVT | 210 mV - rejects noise on analog-mixed-signal lines and stabilizes marginal input edges |
| Ioff Leakage | ≤0.5 µA at VCC = 0 V - enables hot-plug and partial-power-down system architectures |
| Propagation Delay | 1.6–4.4 ns (CL = 5–30 pF, VCC = 3.3 V) - supports >100 MHz digital interface timing budgets |
| Output Drive | ±4 mA - reduces overshoot/undershoot on 50-Ω PCB traces without external termination |
| Package | X2SON-6 (DSF), 1.05 mm × 1.05 mm, 0.4 mm height - enables high-density portable PCB layouts |
Pinout & Package
X2SON-6 (DSF) package: 1.05 mm × 1.05 mm body, 0.4 mm max height, wettable flank side walls, lead-free NiPdAu finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Configurable logic input | Bias to VCC or GND to define logic function per Function Selection Table |
| 2 (B) | Configurable logic input | Second control input for multi-function selection (e.g., XOR, NAND) |
| 3 (GND) | Ground reference | Return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 4 (C) | Configurable logic input | Third input enabling full 9-function configurability (e.g., inverter vs. buffer) |
| 5 (VCC) | Supply voltage | Single supply powering both input threshold detection and output driver stages |
| 6 (Y) | Configurable logic output | Active-drive output with Schmitt-trigger input synchronization and ±4 mA capability |
Key Features
| Feature | Design Value |
|---|---|
| Single-supply level translation | Eliminates need for dual-rail supplies or external level-shifting circuitry in mixed-voltage systems |
| Schmitt-trigger inputs | Enables reliable operation with slow or noisy signals (e.g., pushbutton interfaces, sensor outputs) |
| Ioff partial-power-down | Permits back-driving of Y output while VCC is off - critical for system suspend/resume sequences |
| Ultra-low static power | 0.5 µA typical ICC enables >10-year battery life in always-on IoT endpoint nodes |
| Nine logic configurations | Reduces BOM count by replacing discrete gates (74AUP1G04, 74AUP1G32, etc.) with one footprint |
Applications
| Industrial Sensor Interface | Wearable Health Monitor |
|---|---|
Use Scenario: Interfacing 1.8-V MEMS accelerometer to 3.3-V MCU ADC input with noise-prone wiring harness. IC Role / Device Role / Timing Role: Voltage translator and noise-immune signal conditioner; provides hysteresis-filtered edge alignment before sampling. Use Value: Eliminates external RC filtering and discrete logic, reducing board area by 42% and improving ESD robustness (2000-V HBM). | Use Scenario: Connecting 2.5-V optical heart-rate sensor to 1.8-V ultra-low-power microcontroller in compact earbud form factor. IC Role / Device Role / Timing Role: Bidirectional level shifter and logic configurator; set as noninverting buffer to preserve signal integrity during sleep/wake transitions. Use Value: Enables direct sensor-MCU link without voltage dividers, cutting quiescent current by 3.1 µA versus resistor-based solution. |
| Smart Home Hub I/O Expansion | Automotive Body Control Module |
Use Scenario: Adding 3.3-V GPIO expander to legacy 2.5-V SoC platform with space-constrained PCB layout. IC Role / Device Role / Timing Role: Configurable gate + level translator; programmed as 2-input OR gate to combine interrupt signals before MCU wake-up. Use Value: Reduces component count versus separate level shifter + logic IC, saving 2.8 mm² PCB area per channel. | Use Scenario: Isolating 1.8-V CAN transceiver status line from 3.3-V diagnostic microcontroller in under-hood environment. IC Role / Device Role / Timing Role: High-noise-margin level translator with Ioff; ensures safe signal routing during ignition transient events when VCC dips below 2.3 V. Use Value: Maintains functional safety compliance (ISO 26262 ASIL-B) by preventing metastability during brownout conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage-level translation and configurable logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AUP1T57DSFR | Same package and pinout; supports only 5 logic functions (no XOR or noninverted buffer) | Limited to basic gate functions; insufficient for XOR-based CRC or parity generation | Select SN74AUP1T57DSFR only if design requires only NAND/OR/AND/NOR/inverter and seeks lowest cost |
| SN74LVC1T45DBVR | Direction-controlled dual-supply translator (no Schmitt inputs, no configurable logic) | Requires external direction pin and two supplies; cannot replace logic gate functionality | Choose SN74LVC1T45DBVR only for pure bidirectional level shifting where logic reconfiguration is unnecessary |
Compared with SN74AUP1T57DSFR and SN74LVC1T45DBVR, the SN74AUP1T58DSFR uniquely combines nine logic configurations, Schmitt-trigger noise immunity, and Ioff in a single 1.05-mm X2SON package - making it the only option for space-constrained, battery-powered systems requiring both translation and logic flexibility.
Availability
SN74AUP1T58DSFR is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable health monitors, smart home hub I/O expansion, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74AUP1T58DSFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in power management and signal chain solutions.
The SN74AUP1T58DSFR belongs to TI's AUP ultra-low-power logic family, designed specifically for battery-operated and energy-harvesting systems where nanowatt static power and flexible logic configuration are critical.
FAQ
What logic functions can the SN74AUP1T58DSFR be configured to perform?
The SN74AUP1T58DSFR supports nine distinct logic functions determined by biasing its A, B, and C inputs to VCC or GND: 2-input NAND, 2-input OR with both inputs inverted, 2-input AND with inverted input, 2-input NOR with inverted input, 2-input NAND with both inputs inverted, 2-input OR, 2-input XOR, inverter, and noninverted buffer. Each configuration is defined in the Function Selection Table of the SCES612H datasheet.
Does the SN74AUP1T58DSFR support bidirectional voltage translation?
No - the SN74AUP1T58DSFR is a unidirectional translator: inputs A/B/C accept 1.8-V, 2.5-V, or 3.3-V logic levels, and output Y drives at the VCC voltage (2.3–3.6 V). It does not support automatic direction sensing or true bidirectional data flow like bus transceivers. Signal direction must be architecturally fixed in the system design.
What is the maximum operating temperature range for the SN74AUP1T58DSFR?
The SN74AUP1T58DSFR is rated for continuous operation from –40°C to +85°C ambient temperature, as confirmed in the Recommended Operating Conditions table (Section 6.2) of the SCES612H datasheet. This range applies to the DSF package variant and is validated across production lots per TI's quality assurance protocols.
How does the Ioff feature of the SN74AUP1T58DSFR protect system integrity during power-down?
When VCC = 0 V, the SN74AUP1T58DSFR limits Ioff leakage to ≤0.5 µA per input/output terminal, preventing parasitic power paths and back-powering of disabled subsystems. This allows safe connection of A/B/C/Y pins to live 3.6-V signals even with VCC unpowered - a requirement for USB-C detachable accessories and hot-swap I/O modules using the SN74AUP1T58DSFR.
Can the SN74AUP1T58DSFR replace discrete logic gates such as 74AUP1G04 or 74AUP1G32?
Yes - the SN74AUP1T58DSFR can replace multiple discrete gates by configuring its A/B/C inputs to emulate specific functions: e.g., tying A=VCC, B=GND, C=GND configures it as an inverter (replacing 74AUP1G04), while A=GND, B=GND, C=VCC yields a 2-input OR gate (replacing 74AUP1G32). This consolidation reduces bill-of-materials count and PCB footprint without sacrificing performance or power efficiency.
SN74AUP1T58DSFR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Unidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 1
- Voltage - VCCA:
- 1.8 V ~ 2.7 V
- Voltage - VCCB:
- 2.3 V ~ 3.6 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Single-Ended
- Data Rate:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Configurable Gate Logic Functions
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XFDFN
SN74AUP1T58DSFR FAQ
1.How can I place an order for SN74AUP1T58DSFR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1T58DSFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1T58DSFR reliable?
The price and inventory of SN74AUP1T58DSFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1T58DSFR is usually 5 days.
3.What payment methods are accepted for SN74AUP1T58DSFR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1T58DSFR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1T58DSFR?
SN74AUP1T58DSFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1T58DSFR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1T58DSFR?
For technical support, including SN74AUP1T58DSFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1T58DSFR requirements.
6.How does Aetrix verify that SN74AUP1T58DSFR is sourced from the original manufacturer or authorized distributors?
All SN74AUP1T58DSFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1T58DSFR meets industry standards.
7.What is the process for return or replacement of SN74AUP1T58DSFR?
All SN74AUP1T58DSFR units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1T58DSFR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1T58DSFR part is unused and in its original packaging.
Return procedure for SN74AUP1T58DSFR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1T58DSFR Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

