Texas Instruments SN74AUP1T97DBVT
- Part No.:
- SN74AUP1T97DBVT
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
SN74AUP1T97DBVT.pdf
- Description:
- IC TRANSLATOR UNIDIR SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,907
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP1T97DBVT from Texas Instruments is a single-supply voltage-level translator IC with configurable logic functionality, supporting 1.8 V ↔ 2.5 V and 1.8 V ↔ 3.3 V bidirectional translation at VCC = 2.5 V or 3.3 V, featuring Schmitt-trigger inputs (ΔVT = 210 mV), Ioff protection (0.5 µA), and ultra-low static power (0.9 µA max). It enables compact logic-level bridging in battery-powered IoT sensor nodes interfacing 1.8-V MCUs with 3.3-V peripherals.
For engineers reviewing the SN74AUP1T97DBVT datasheet, SN74AUP1T97DBVT pinout, SN74AUP1T97DBVT application, or SN74AUP1T97DBVT equivalent, key selection criteria include its 6-pin SOT-23 package, 2.3–3.6 V supply range, nine programmable gate functions via input biasing, sub-3 ns propagation delay (CL = 5 pF), and Ioff support for partial-power-down systems.
Technical Context
The SN74AUP1T97DBVT implements a single-output, three-input configurable logic block using AUP ultra-low-power CMOS technology. Its Schmitt-trigger inputs provide hysteresis (VT+ = 1.19 V / VT− = 0.5 V at VCC = 3.3 V) to reject noise on slow-rising signals and ensure clean output transitions in mixed-signal environments.
Logic configuration is achieved by hard-wiring inputs A, B, and C to VCC or GND per the Function Selection Table, enabling nine discrete functions-including 2-to-1 MUX, AND, OR, NAND, NOR, inverter, and buffer-without external components. Ioff allows safe operation with VCC = 0 V while inputs/outputs tolerate 0–3.6 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - accommodates battery voltage droop in portable systems without functional loss |
| Input Threshold Hysteresis | 210 mV (ΔVT) - rejects noise on analog-digital interface lines and stabilizes switching in noisy PCB layouts |
| tpd (max) | 6.8 ns @ CL = 5 pF, VCC = 2.5 V, VI = 1.8 V - supports >100 MHz data rates in level-shifted control paths |
| Ioff Leakage | 0.5 µA max @ VCC = 0 V - enables hot-plug capability and prevents back-powering in powered-down subsystems |
| ICC (max) | 0.9 µA @ TA = 25°C - extends battery life in always-on sensor wake-up circuits and low-duty-cycle telemetry |
| ESD Rating | 2000 V HBM - meets industrial I/O robustness requirements without external protection diodes |
| Output Drive | ±4 mA - reduces signal overshoot/undershoot on short PCB traces without series termination |
Pinout & Package
SOT-23-6 (DBV) package: 2.9 mm × 1.6 mm body, 1.45 mm max height, JEDEC MO-178 compliant, tape-and-reel (250 pcs/reel), RoHS-compliant NiPdAu lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Configurable logic input | Biasing A to VCC/GND selects one of nine logic functions; accepts 0–3.6 V regardless of VCC state |
| 2 (B) | Configurable logic input | Second logic input; shares same voltage tolerance and Schmitt-trigger behavior as Pin 1 |
| 3 (GND) | Ground reference | Primary return path for VCC current and logic thresholds; must be low-impedance for noise immunity |
| 4 (Y) | Configurable logic output | Single-ended CMOS output with 4 mA drive; VOH/VOL specified down to VCC = 2.3 V |
| 5 (C) | Configurable logic input | Third logic input; determines function mode (e.g., select line in 2:1 MUX configuration) |
| 6 (VCC) | Supply voltage | Single power rail defining output logic levels; powers internal bias network and enables Ioff when at 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Nine configurable gate functions | Eliminates need for multiple discrete logic ICs; enables hardware-programmable logic in space-constrained designs |
| Schmitt-trigger inputs (ΔVT = 210 mV) | Prevents chatter on slow or noisy control lines (e.g., pushbutton debouncing, analog comparator outputs) |
| Ioff support (0.5 µA max) | Allows safe insertion/removal of modules while system remains partially powered; critical for field-upgradable edge devices |
| Ultra-low ICC (0.9 µA max) | Reduces quiescent current in always-on monitoring circuits-enables multi-year battery life in coin-cell applications |
| 1.8 V ↔ 3.3 V translation | Directly bridges legacy 1.8-V sensors/MCUs with modern 3.3-V interfaces without external resistors or level-shifter ICs |
Applications
| Industrial Sensor Interface | Wearable Health Monitor |
|---|---|
Use Scenario: Interfacing 1.8-V MEMS accelerometers to a 3.3-V microcontroller ADC input in a factory vibration monitor. IC Role / Device Role / Timing Role: Voltage-level translator and noise-immune signal conditioner between sensor domain and MCU domain. Use Value: Schmitt-trigger inputs suppress EMI-induced glitches on long sensor traces; Ioff prevents back-current when accelerometer is powered down between readings. |
Use Scenario: Connecting a 1.8-V optical heart-rate sensor to a 3.3-V Bluetooth SoC in a wrist-worn fitness tracker. IC Role / Device Role / Timing Role: Bidirectional logic-level shifter enabling clock/data synchronization across voltage domains. Use Value: Sub-3 ns tpd preserves timing margins in high-speed I²C communication; 0.9 µA ICC extends coin-cell battery life beyond 6 months. |
| Smart Home Hub Controller | Automotive Body Control Module |
Use Scenario: Translating GPIO signals between a 2.5-V Wi-Fi module and a 3.3-V application processor in a voice-controlled smart speaker. IC Role / Device Role / Timing Role: Configurable logic gate implementing enable/disable handshaking with voltage translation. Use Value: Eliminates need for separate level shifter + AND gate; programmable function allows firmware-driven pin assignment flexibility. |
Use Scenario: Isolating 1.8-V CAN transceiver status pins from a 3.3-V body controller MCU in an automotive door module. IC Role / Device Role / Timing Role: Robust voltage translator with ESD-hardened I/O for under-hood signal integrity. Use Value: 2000 V HBM rating meets automotive component ESD requirements; wide VCC range tolerates battery sag during cold-cranking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage-level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AUP1T98DBVT | Dual-channel version with independent A/B inputs and Y/Z outputs; identical VCC range and Ioff spec | Required when two independent level-shifted signals must be routed (e.g., I²C SDA/SCL); occupies same board area but doubles channel count | Select SN74AUP1T98DBVT only if dual-channel operation is needed; SN74AUP1T97DBVT saves cost and layout space for single-signal use cases |
| TXB0101DBVR | Auto-direction sensing; no configuration pins; higher ICC (10 µA typical); supports 1.2–3.6 V VCCA/VCCB rails | Preferred for bidirectional buses like I²C where direction changes dynamically; unsuitable for fixed-function logic configuration | Choose TXB0101DBVR for automatic bidirectional translation; SN74AUP1T97DBVT is superior for static, programmable unidirectional logic with lower power and noise immunity |
Compared with SN74AUP1T98DBVT and TXB0101DBVR, SN74AUP1T97DBVT uniquely combines ultra-low power, Schmitt-trigger noise rejection, and hardware-configurable logic in a single-channel SOT-23 package-making it optimal for deterministic, low-noise, space-constrained level-shifting tasks where direction is fixed and power budget is critical.
Availability
SN74AUP1T97DBVT is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable health monitors, smart home hubs, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74AUP1T97DBVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in power-efficient, high-reliability IC design.
The SN74AUP1T97DBVT belongs to TI's AUP ultra-low-power logic family, engineered specifically for battery-operated and energy-sensitive applications where minimizing static/dynamic power without sacrificing signal integrity is essential.
FAQ
What logic functions can the SN74AUP1T97DBVT implement?
The SN74AUP1T97DBVT supports nine distinct logic functions-including 2-to-1 multiplexer, 2-input AND/OR/NAND/NOR gates (some with inverted inputs), inverter, and noninverting buffer-by connecting inputs A, B, and C to VCC or GND per the Function Selection Table. Each configuration is static and hardware-defined; no programming or clock required. The SN74AUP1T97DBVT achieves this with zero external components, leveraging internal bias networks and Schmitt-trigger inputs for reliable operation.
Does the SN74AUP1T97DBVT support bidirectional voltage translation?
No, the SN74AUP1T97DBVT is a unidirectional voltage translator: inputs A/B/C accept 0–3.6 V logic levels, while output Y is referenced to VCC and swings between 0 V and VCC. It does not auto-detect direction like bus transceivers (e.g., TXB0101). However, it supports bidirectional *signal flow* in applications where the same physical line carries data in both directions under system control-provided external logic manages enable sequencing. The SN74AUP1T97DBVT maintains strict input/output isolation and Ioff protection regardless of VCC state.
What is the maximum operating temperature for the SN74AUP1T97DBVT?
The SN74AUP1T97DBVT is rated for continuous operation from –40°C to +85°C ambient temperature, validated per JEDEC JESD22-A104 thermal cycling and JESD22-A108 high-temperature operating life standards. Its thermal resistance (RθJA = 165°C/W for DBV package) ensures junction temperatures remain within safe limits under typical PCB copper pour conditions. This makes the SN74AUP1T97DBVT suitable for industrial enclosures and automotive cabin environments where ambient extremes occur.
Can the SN74AUP1T97DBVT operate with VCC = 0 V?
Yes-the SN74AUP1T97DBVT features Ioff circuitry that actively disables internal conduction paths when VCC = 0 V. Under this condition, inputs and outputs tolerate voltages from 0 V to 3.6 V without damage or excessive leakage (<0.5 µA). This enables safe "hot insertion" into live backplanes and partial-power-down modes in modular systems. The SN74AUP1T97DBVT remains electrically inert until VCC is restored, preserving signal integrity and preventing back-powering of upstream circuits.
How does the Schmitt-trigger input improve noise immunity in the SN74AUP1T97DBVT?
The SN74AUP1T97DBVT's Schmitt-trigger inputs provide 210 mV hysteresis (ΔVT = VT+ − VT−), meaning the rising threshold (e.g., 1.19 V at VCC = 3.3 V) differs significantly from the falling threshold (e.g., 0.5 V). This prevents oscillation on slowly transitioning or noisy signals-such as those from mechanical switches, analog comparators, or long PCB traces-by ensuring clean, single-event output transitions. The SN74AUP1T97DBVT thereby eliminates need for external RC filtering or debounce firmware, reducing BOM count and improving real-time response.
SN74AUP1T97DBVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Unidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 1
- Voltage - VCCA:
- 1.8 V ~ 2.7 V
- Voltage - VCCB:
- 2.3 V ~ 3.6 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Single-Ended
- Data Rate:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Configurable Gate Logic Functions
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
SN74AUP1T97DBVT FAQ
1.How can I place an order for SN74AUP1T97DBVT through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP1T97DBVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP1T97DBVT reliable?
The price and inventory of SN74AUP1T97DBVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP1T97DBVT is usually 5 days.
3.What payment methods are accepted for SN74AUP1T97DBVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP1T97DBVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP1T97DBVT?
SN74AUP1T97DBVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP1T97DBVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP1T97DBVT?
For technical support, including SN74AUP1T97DBVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP1T97DBVT requirements.
6.How does Aetrix verify that SN74AUP1T97DBVT is sourced from the original manufacturer or authorized distributors?
All SN74AUP1T97DBVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP1T97DBVT meets industry standards.
7.What is the process for return or replacement of SN74AUP1T97DBVT?
All SN74AUP1T97DBVT units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP1T97DBVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP1T97DBVT part is unused and in its original packaging.
Return procedure for SN74AUP1T97DBVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP1T97DBVT Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
