My Inquiry
My Account
Texas Instruments SN74AUP2G79RSER
- Part No.:
- SN74AUP2G79RSER
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 8-UFQFN
- Datasheet:
-
SN74AUP2G79RSER.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 8UQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP2G79RSER from Texas Instruments is a dual positive edge-triggered D-type flip-flop in an 8-pin UQFN (RSE) package, operating from 0.8 V to 3.6 V supply, with 4.5 ns max propagation delay at 3.3 V and 0.9 µA max static current - used for low-power clocked data storage in portable logic interfaces.
For engineers reviewing the SN74AUP2G79RSER datasheet, SN74AUP2G79RSER pinout, SN74AUP2G79RSER application, or SN74AUP2G79RSER equivalent, key selection criteria include ultra-low ICC, 3.3-V I/O tolerance for mixed-voltage systems, Ioff support for partial power-down, and guaranteed timing across 0.8–3.6 V operation.
Technical Context
This device implements two independent D-type latches, each triggered on the rising edge of CLK, with asynchronous behavior governed by setup/hold time requirements (e.g., tsu = 0.6 ns min at 3.3 V). It uses TI's AUP logic family architecture optimized for sub-1-µA static power and minimal dynamic switching loss.
The SN74AUP2G79RSER supports Ioff circuitry that disables outputs during power-down, preventing backflow current, and features input capacitance of 1.5 pF typical and output capacitance of 3 pF - enabling clean signal integrity in point-to-point routing with minimal overshoot/undershoot.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interface with 0.9-V, 1.2-V, 1.8-V, 2.5-V, and 3.3-V logic domains without level shifters. |
| Max Propagation Delay (tpd) | 3.6 ns at 3.3 V, CL = 15 pF - ensures reliable timing margin in high-speed synchronous control paths up to 260 MHz fmax. |
| Static Supply Current (ICC) | 0.9 µA maximum at 3.3 V - extends battery life in always-on sensor nodes and wearable controllers. |
| I/O Tolerance | 3.6-V tolerant inputs - allows safe connection to higher-voltage buses while powered from lower VCC (e.g., 1.8 V). |
| Input Capacitance (Ci) | 1.5 pF typical - reduces loading on driving gates and preserves signal rise/fall times in dense PCB layouts. |
| Power Dissipation Capacitance (Cpd) | 3 pF at 3.3 V - directly determines dynamic power draw (P = Cpd × V2 × f), critical for thermal management in compact enclosures. |
Pinout & Package
SN74AUP2G79RSER is housed in an 8-pin UQFN (RSE) package, 1.55 mm × 1.45 mm × 0.6 mm, with wettable flanks and exposed thermal pad. Pin 1 is marked by a corner chamfer and located in Quadrant Q2 per tape-and-reel orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1CLK | Rising-edge clock input for first flip-flop; triggers data capture from 1D to 1Q. |
| 2 | 1D | Data input for first flip-flop; must meet tsu/th relative to 1CLK↑. |
| 3 | 2Q | Inverted output of second flip-flop (complementary to 2Q̅ not present); driven low/high based on 2D state at 2CLK↑. |
| 4 | GND | Ground reference for all internal circuitry and I/O; connects to PCB thermal pad for thermal dissipation. |
| 5 | VCC | Primary power supply (0.8–3.6 V); decoupling capacitor required within 3 mm for stable low-noise operation. |
| 6 | 1Q | Non-inverting output of first flip-flop; mirrors 1D state after 1CLK↑ with tpd ≤ 3.6 ns (3.3 V). |
| 7 | 2D | Data input for second flip-flop; independent of first section, supporting dual-channel synchronous storage. |
| 8 | 2CLK | Rising-edge clock input for second flip-flop; may be tied to 1CLK for synchronized dual latch or driven separately. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | 0.9 µA max ICC at 3.3 V enables multi-year battery operation in IoT endpoints without duty cycling. |
| Wide VCC range | 0.8 V to 3.6 V operation supports direct integration into energy-harvesting circuits and multi-rail SoC subsystems. |
| Ioff partial-power-down | Outputs go high-impedance when VCC = 0 V, blocking back-current from live buses - essential for hot-swap and sleep-mode isolation. |
| 3.6-V I/O tolerant | Inputs withstand 3.6 V regardless of VCC level, eliminating external clamping diodes in mixed-voltage FPGA or MCU interfaces. |
| Low noise switching | Overshoot/undershoot <10% of VCC minimizes EMI and crosstalk in high-density mixed-signal PCBs. |
Applications
| Portable Sensor Hub | Wearable Health Monitor |
|---|---|
|
Use Scenario: Synchronizing ADC sample strobes and motion sensor interrupts before transmission to a BLE SoC. IC Role / Device Role / Timing Role: Dual-edge-aligned data latch capturing timestamped sensor events with deterministic latency. Use Value: 0.9 µA static current extends coin-cell life beyond 2 years; 3.3-V I/O tolerance allows direct connection to 3.3-V analog front-end without level shifters. |
Use Scenario: Debouncing and synchronizing button presses and optical heart-rate sensor pulses in a wrist-worn device. IC Role / Device Role / Timing Role: Glitch-free metastability suppression for asynchronous user inputs entering a 1.8-V digital core. Use Value: 4.5 ns tpd ensures sub-microsecond response; Ioff prevents leakage when host MCU powers down the sensor rail. |
| Industrial Edge Node | Automotive Body Control Module |
|
Use Scenario: Capturing status signals from isolated CAN transceivers and GPIO expanders in a 24-V-powered remote I/O unit. IC Role / Device Role / Timing Role: Level-translating and synchronizing 5-V or 3.3-V status bits into a 1.2-V microcontroller domain. Use Value: 0.8-V minimum VCC supports brown-out operation during transient dips; 1.5 pF Ci avoids signal degradation on long PCB traces. |
Use Scenario: Latching door lock actuator enable signals and mirror position feedback in a LIN-connected module. IC Role / Device Role / Timing Role: Fail-safe storage of safety-critical control states during microcontroller reset sequences. Use Value: Latch-up performance >100 mA meets JESD78 Class II; –40°C to +85°C rating ensures reliability under hood temperature extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G74DCUR | Higher ICC (10 µA typ), 1.65–5.5 V VCC, no Ioff, 5.8 ns tpd at 3.3 V | Requires external power-down isolation; suited for 5-V legacy systems where ultra-low power is secondary | Choose when interfacing with 5-V peripherals and power budget allows >10× higher static draw. |
| 74AUP2G79GM,125 | NXP variant in XSON-8 (0.8 × 0.8 mm); identical AUP specs but different marking and MSL rating (Level-1 vs TI's Level-1-260C-UNLIM) | Same electrical behavior; differs only in packaging footprint and reflow profile compliance | Choose when board layout requires smallest possible footprint and sourcing flexibility across TI/NXP supply chains is needed. |
Compared with SN74LVC2G74DCUR and 74AUP2G79GM,125, the SN74AUP2G79RSER delivers the lowest static power (0.9 µA), smallest thermal resistance (θJA = 253°C/W), and native Ioff support - making it optimal for battery-constrained, thermally dense, or partial-power-down designs.
Availability
SN74AUP2G79RSER is available at Aetrix Electronics and suitable for portable sensor hubs, wearable health monitors, and industrial edge nodes requiring stable component supply with full lifecycle traceability and RoHS-compliant packaging.
Supply support for SN74AUP2G79RSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog and embedded processing technologies, serving industrial, automotive, and personal electronics markets with high-reliability, energy-efficient solutions.
The SN74AUP2G79RSER belongs to TI's Advanced Ultra-Low-Power (AUP) logic family, engineered specifically for battery-powered portable applications demanding nanowatt static consumption and robust signal integrity across wide voltage ranges.
FAQ
What is the maximum clock frequency supported by SN74AUP2G79RSER at 3.3 V?
The SN74AUP2G79RSER supports up to 260 MHz maximum clock frequency at 3.3 V with CL = 15 pF, as specified in the switching characteristics table. This value assumes proper PCB layout, decoupling, and load conditions - actual system-level frequency may be limited by board parasitics and driver strength.
Does SN74AUP2G79RSER support partial power-down mode?
Yes, SN74AUP2G79RSER includes Ioff circuitry that disables outputs when VCC = 0 V, preventing damaging current backflow from live I/O lines into the unpowered device - a critical feature for hot-swap and low-power sleep-state isolation.
What is the pin 1 identifier for SN74AUP2G79RSER in the RSE package?
Pin 1 of SN74AUP2G79RSER is identified by a corner chamfer on the UQFN (RSE) package body and is located in Quadrant Q2 per TI's tape-and-reel orientation standard - confirmed in the PACKAGE MATERIALS INFORMATION document for RSE0008A.
Can SN74AUP2G79RSER operate reliably at 0.8 V supply voltage?
Yes, SN74AUP2G79RSER is fully specified from 0.8 V to 3.6 V, including timing (tpd = 20.3 ns max at 0.8 V, CL = 15 pF) and DC parameters (VIL = 0 V, VIH = 0.65 × VCC). It maintains functional operation and latch-up immunity across this full range.
Is SN74AUP2G79RSER pin-compatible with other packages in the same family?
No - SN74AUP2G79RSER (UQFN-RSE) has a unique 8-pin top-side layout differing from DCU (VSSOP), DQE (X2SON), and YFP (NanoStar WCSP) variants. Pin functions are identical, but physical pin locations and solder-pad geometry are package-specific and require separate PCB footprints.
SN74AUP2G79RSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 8-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Non-Inverted
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 266 MHz
- Max Propagation Delay @ V, Max CL:
- 6.3ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 1.5 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UQFN (1.5x1.5)
SN74AUP2G79RSER FAQ
1.How can I place an order for SN74AUP2G79RSER through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP2G79RSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP2G79RSER reliable?
The price and inventory of SN74AUP2G79RSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP2G79RSER is usually 5 days.
3.What payment methods are accepted for SN74AUP2G79RSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP2G79RSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP2G79RSER?
SN74AUP2G79RSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP2G79RSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP2G79RSER?
For technical support, including SN74AUP2G79RSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP2G79RSER requirements.
6.How does Aetrix verify that SN74AUP2G79RSER is sourced from the original manufacturer or authorized distributors?
All SN74AUP2G79RSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP2G79RSER meets industry standards.
7.What is the process for return or replacement of SN74AUP2G79RSER?
All SN74AUP2G79RSER units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP2G79RSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP2G79RSER part is unused and in its original packaging.
Return procedure for SN74AUP2G79RSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP2G79RSER Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
