My Inquiry
My Account
Texas Instruments SN74AUP2G80RSER
- Part No.:
- SN74AUP2G80RSER
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 8-UFQFN
- Datasheet:
-
SN74AUP2G80RSER.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 8UQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74AUP2G80RSER from Texas Instruments is a dual positive-edge-triggered D-type flip-flop in an 8-pin UQFN (RSE) package, operating across 0.8 V to 3.6 V supply range. It delivers 4.4 ns maximum propagation delay at 3.3 V, 4.3 pF typical dynamic power dissipation, and supports partial-power-down via Ioff. It is used in low-power point-to-point clock/data synchronization in portable battery-powered systems.
For engineers reviewing the SN74AUP2G80RSER datasheet, SN74AUP2G80RSER pinout, SN74AUP2G80RSER application, or SN74AUP2G80RSER equivalent, key selection criteria include its ultra-low ICC (0.9 mA max), 1.5 pF input capacitance, Ioff-enabled mixed-voltage interface capability, and guaranteed operation down to 0.8 V - critical for energy-constrained IoT sensor nodes and wearables.
Technical Context
This device implements two independent edge-triggered D flip-flops with non-inverting outputs. Each channel samples data on the rising edge of its dedicated clock (1CLK/2CLK), latching D-input states into Q-output with setup/hold times as low as 0.4 ns (tsu) and 0 ns (th) at 3.3 V. The architecture supports asynchronous reset-free operation and maintains signal integrity with <10% VCC overshoot/undershoot.
Designed for mixed-mode voltage domains, SN74AUP2G80RSER features 3.6-V-tolerant I/Os while powered from as low as 0.8 V, enabling direct interfacing between 1.2-V logic and 3.3-V peripherals. Its Ioff circuitry disables outputs during power-down, preventing back-drive current - essential for hot-swap and multi-rail power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables single-supply operation across ultra-low-voltage microcontrollers and legacy 3.3-V interfaces |
| Max Propagation Delay (tpd) | 4.4 ns at 3.3 V, CL = 15 pF - supports >200 MHz clock rates in point-to-point timing paths |
| Dynamic Power Dissipation (Cpd) | 4.3 pF typical at 3.3 V - reduces switching power by ~50% vs. older AUC/AU families |
| Input Capacitance (Ci) | 1.5 pF typical - minimizes capacitive loading on driving gates and preserves signal rise/fall times |
| Ioff Current | 0.6 µA max at 0 V - blocks back-current during partial power-down, protecting upstream drivers |
| Output Drive Strength | ±4 mA at 3.0 V - sufficient for driving one 50-Ω transmission line or two 74-AUP inputs |
| ESD Rating | 2000-V HBM, 1000-V CDM - meets industrial-grade robustness requirements without external protection |
Pinout & Package
SN74AUP2G80RSER uses an 8-pin UQFN (RSE) package, 1.6 mm × 1.6 mm × 0.6 mm, with wettable flank leads and exposed thermal pad. Pin 1 is marked by a corner chamfer per JEDEC MO-287.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VCC | Main power supply input - must be decoupled locally with 100 nF ceramic capacitor |
| 2 | 1Q | Non-inverting output of first flip-flop - driven only on positive edge of 1CLK |
| 3 | 2D | Data input for second flip-flop - sampled on rising edge of 2CLK |
| 4 | 2CLK | Clock input for second flip-flop - edge-sensitive, voltage-level-triggered |
| 5 | GND | Digital ground reference - connected directly to PCB ground plane under exposed pad |
| 6 | 1CLK | Clock input for first flip-flop - independent timing domain from 2CLK |
| 7 | 1D | Data input for first flip-flop - sampled on rising edge of 1CLK |
| 8 | 2Q | Non-inverting output of second flip-flop - synchronous with 2CLK, not 1CLK |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static current | ICC ≤ 0.9 mA max across full VCC range - extends battery life in always-on sensor hubs |
| Wide VCC scalability | Functional from 0.8 V to 3.6 V - eliminates level shifters when interfacing 1.2-V SoCs to 3.3-V peripherals |
| Ioff partial-power-down | Outputs disabled with VI/VO = 0 V - prevents backflow when one supply rail is off in multi-voltage systems |
| Low-noise switching | Overshoot/undershoot <10% VCC - reduces EMI and eliminates need for series termination resistors |
| Small-footprint UQFN | 1.6 mm × 1.6 mm, 0.6 mm height - saves >60% board area vs. SSOP-8, ideal for space-constrained wearables |
Applications
| Wireless Sensor Node Timing | Low-Power Display Interface |
|---|---|
|
Use Scenario: Synchronizing ADC sample clocks and RF transmit timing in sub-GHz IoT end nodes powered by coin-cell batteries. IC Role / Device Role / Timing Role: Dual DFF provides independent edge-aligned sampling windows for analog front-end and transceiver control signals. Use Value: 0.9 mA max ICC and 1.5 pF Ci minimize system standby current and preserve high-speed signal fidelity over flex PCB traces. |
Use Scenario: Latching column driver enable signals in monochrome e-ink displays used in smart badges and shelf labels. IC Role / Device Role / Timing Role: Acts as a low-voltage-compatible register stage between MCU GPIO and display controller, isolating voltage domains. Use Value: 3.6-V I/O tolerance allows direct connection to 3.3-V display logic while operating from 1.8-V MCU rail - no level shifter required. |
| Wearable Health Monitor Data Path | Industrial Control Signal Isolation |
|
Use Scenario: Capturing motion sensor interrupts and synchronizing them to a low-frequency system clock in hearable devices. IC Role / Device Role / Timing Role: First DFF captures asynchronous interrupt pulses; second DFF retimes them to avoid metastability in the main processor domain. Use Value: 4.4 ns tpd ensures sub-microsecond latency; Ioff prevents current leakage when sensor subsystem powers down between readings. |
Use Scenario: Level-shifting and synchronizing digital I/O between isolated 24-V PLC field-side logic and 3.3-V controller-side FPGA. IC Role / Device Role / Timing Role: Provides galvanically isolated timing handoff via optocoupler-driven clocks, with dual channels for status + command lines. Use Value: 0.8 V minimum VCC enables operation from auxiliary 1.2-V LDOs; latch-up immunity >100 mA per JESD78 Class II ensures reliability in noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G80DCUR | Higher ICC (2.5 µA typ), wider tpd range (5.5–7.5 ns), 1.65–5.5 V VCC range | Supports 5-V tolerant I/O but lacks Ioff and sub-1-V operation | Choose when interfacing with 5-V legacy peripherals and higher drive strength (>8 mA) is needed |
| 74AHC2G80GW,125 | Higher speed (2.5 ns tpd at 5 V), 2–5.5 V VCC, no Ioff, larger SOT363 package (2.1 × 1.25 mm) | Optimized for high-speed industrial control, not ultra-low-power battery use | Prefer when system clock exceeds 250 MHz and 0.8-V operation is unnecessary |
Compared with SN74LVC2G80DCUR and 74AHC2G80GW,125, SN74AUP2G80RSER uniquely combines sub-1-V operation, Ioff, and 1.6 mm² footprint - making it the only viable choice for miniaturized, multi-rail, battery-critical designs where power budget is <10 µW per logic function.
Availability
SN74AUP2G80RSER is available at Aetrix Electronics and suitable for wireless sensor nodes, wearable health monitors, and low-power display interfaces requiring stable component supply and long-term manufacturability.
Supply support for SN74AUP2G80RSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog and embedded processing technologies, serving industrial, automotive, and personal electronics markets with high-reliability, energy-efficient solutions.
SN74AUP2G80RSER belongs to TI's AUP (Advanced Ultra-Low-Power) logic family, engineered specifically for battery-powered portable applications demanding minimal static/dynamic power across wide voltage ranges without sacrificing timing performance.
FAQ
What is the minimum supply voltage for reliable operation of SN74AUP2G80RSER?
SN74AUP2G80RSER is fully specified down to 0.8 V supply voltage across –40°C to 85°C. At 0.8 V, it maintains functional timing with fmax ≥ 52 MHz (CL = 15 pF) and tpd ≤ 21.5 ns. This enables direct integration with sub-1-V energy-harvesting PMICs and ultra-low-power microcontrollers - a capability not supported by LVC or AHC families.
Does SN74AUP2G80RSER support partial power-down, and how is it implemented?
Yes, SN74AUP2G80RSER supports partial power-down via its Ioff feature. When VCC = 0 V, the Ioff circuitry disables all outputs, limiting leakage current to ≤0.6 µA even if I/O pins are driven to voltages between 0 V and 3.6 V. This prevents damaging back-current flow in multi-rail systems - a critical requirement for hot-plug interfaces and battery-backed subsystems.
What package type and dimensions does SN74AUP2G80RSER use?
SN74AUP2G80RSER uses the UQFN-8 (RSE) package: 1.6 mm × 1.6 mm body, 0.6 mm maximum height, 0.4 mm pitch, with wettable flank leads and an exposed thermal pad. Its compact size saves >60% PCB area versus SSOP-8 alternatives, and the thermal pad improves heat dissipation in dense layouts - confirmed by θJA = 253°C/W per TI packaging data.
Can SN74AUP2G80RSER interface directly between 1.2-V and 3.3-V logic domains?
Yes. SN74AUP2G80RSER has 3.6-V-tolerant I/Os and operates from VCC as low as 0.8 V. When powered from 1.2 V, its inputs accept 0–3.6 V signals, and outputs swing rail-to-rail (0 to 1.2 V), allowing safe, level-shift-free connection to 3.3-V receivers with appropriate pull-up design - eliminating discrete level shifters in mixed-voltage sensor hubs.
What is the maximum clock frequency supported by SN74AUP2G80RSER at 3.3 V?
At VCC = 3.3 V and CL = 15 pF, SN74AUP2G80RSER supports fmax = 280 MHz (typical) and 260 MHz (guaranteed min) over –40°C to 85°C. This enables use in high-speed serial link timing recovery, LED driver strobe generation, and real-time sensor fusion pipelines where sub-4 ns propagation delay and nanosecond-level jitter are required.
SN74AUP2G80RSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AUP
- Package/Case:
- 8-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Inverted
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 257 MHz
- Max Propagation Delay @ V, Max CL:
- 6.4ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 1.5 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UQFN (1.5x1.5)
SN74AUP2G80RSER FAQ
1.How can I place an order for SN74AUP2G80RSER through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74AUP2G80RSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74AUP2G80RSER reliable?
The price and inventory of SN74AUP2G80RSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74AUP2G80RSER is usually 5 days.
3.What payment methods are accepted for SN74AUP2G80RSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74AUP2G80RSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74AUP2G80RSER?
SN74AUP2G80RSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74AUP2G80RSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74AUP2G80RSER?
For technical support, including SN74AUP2G80RSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74AUP2G80RSER requirements.
6.How does Aetrix verify that SN74AUP2G80RSER is sourced from the original manufacturer or authorized distributors?
All SN74AUP2G80RSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74AUP2G80RSER meets industry standards.
7.What is the process for return or replacement of SN74AUP2G80RSER?
All SN74AUP2G80RSER units undergo pre-shipment inspection (PSI). If there is an issue with SN74AUP2G80RSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74AUP2G80RSER part is unused and in its original packaging.
Return procedure for SN74AUP2G80RSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74AUP2G80RSER Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
