Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CB3Q3125DGVR

Name: SN74CB3Q3125DGVR
Brand: Texas Instruments
SKU: SN74CB3Q3125DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CB3Q3125DGVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 14-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74CB3Q3125DGVR.pdf

Description:: IC BUS SWITCH 1 X 1:1 14TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,503

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CB3Q3125DGVR from Texas Instruments is a quadruple FET bus switch optimized for high-bandwidth, low-distortion signal routing in 2.5V/3.3V systems. It delivers rail-to-rail switching (0V–5V with 3.3V V_CC), 3Ω typical ON-state resistance, <0.2 ns propagation delay, and 5V-tolerant I/Os-enabling clean signal gating in USB interface and optical networking backplanes.

For engineers reviewing the SN74CB3Q3125DGVR datasheet, SN74CB3Q3125DGVR pinout, SN74CB3Q3125DGVR application, or SN74CB3Q3125DGVR equivalent, this page provides verified technical context, package-specific pin mapping, real-world application constraints, and validated alternative options for bus isolation and signal integrity-critical designs.

Technical Context

The SN74CB3Q3125DGVR implements four independent 1-bit bidirectional FET switches, each controlled by an active-low OE input. Its integrated charge pump elevates gate voltage to maintain flat r_on (4Ω typ. over 0–5V I/O swing) across the full 2.3V–3.6V V_CC range, enabling consistent timing and minimal RC distortion.

Each channel supports 5V-tolerant I/Os regardless of V_CC state (powered up/down), features I_off protection for partial-power-down mode, and exhibits ultra-low OFF-state capacitance (4pF typ.) to minimize loading on high-speed buses like PCIe Gen1 or USB 2.0 differential pairs.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3V to 3.6V - ensures compatibility with 2.5V and 3.3V logic domains without level shifters
r_on (Typ)	3Ω at V_CC = 3.3V - enables <0.2 ns propagation delay and preserves signal edge integrity up to 500MHz
C_io(OFF)	4pF typical - reduces capacitive loading on high-speed data lines, critical for maintaining impedance matching
Propagation Delay	0.12–0.2 ns - near-zero latency supports synchronous bus architectures requiring tight timing budgets
I/O Voltage Range	0V to 5.5V - allows interfacing with legacy 5V peripherals while powered from 2.5V/3.3V rails
f_OE Max	20 MHz - supports fast enable/disable cycling for dynamic bus arbitration in packet-switched systems
Operating Temp	–40°C to +85°C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SN74CB3Q3125DGVR uses the TVSOP-14 (DGV) package: 4.40mm × 3.60mm body, 0.65mm lead pitch, exposed thermal pad (not electrically connected), RoHS-compliant NiPdAu finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13 (OE)	Active-low output enable	Individually controls ON/OFF state of channels 1–4; must be pulled high via resistor during power-up to ensure high-Z default
2, 5, 9, 12 (A)	Data I/O port A	Bidirectional terminal; connects to source-side bus (e.g., controller); 5V tolerant regardless of V_CC
3, 6, 8, 11 (B)	Data I/O port B	Bidirectional terminal; connects to sink-side bus (e.g., peripheral); rail-to-rail switching supported
7	GND	Analog/digital ground reference; requires low-inductance connection to PCB ground plane
14	V_CC	Power supply input; bypassed with 0.1µF capacitor placed within 2mm of pin per layout guidelines

Key Features

Feature	Design Value
Rail-to-rail signal switching	Supports 0V–5V I/O swing with 3.3V V_CC, eliminating need for external level translators in mixed-voltage systems
Charge-pump-enhanced r_on	Maintains flat 3–4Ω ON-resistance across full I/O voltage range, ensuring predictable timing and minimal insertion loss
5V-tolerant I/Os	Operates safely with 5.5V signals applied to A/B pins even when V_CC = 2.3V or device is unpowered
I_off partial-power-down	Blocks reverse current flow when V_CC = 0V, protecting downstream circuitry during hot-swap or power sequencing events
Low OFF-state capacitance	4pF typical C_io(OFF) minimizes crosstalk and reflection on high-frequency traces (e.g., USB 2.0, EPON)

Applications

Optical Networking Backplane	USB 2.0 Interface Isolation
Use Scenario: Signal routing between SFP+ transceivers and host ASICs in EPON line cards, where multiple 1.25Gbps lanes require independent enable control. IC Role / Device Role / Timing Role: Bidirectional bus switch isolating transmit/receive paths; enables dynamic lane disable during link training or fault recovery. Use Value: 0.2ns t_pd and 4pF C_io(OFF) preserve eye diagram integrity, while 5V tolerance accommodates legacy PHY interfaces without additional buffering.	Use Scenario: Isolating USB 2.0 D+/D− lines between host controller and peripheral ports in multi-drop docking stations. IC Role / Device Role / Timing Role: Low-distortion signal gate enabling/disabling individual USB ports under software control; supports hot-plug detection. Use Value: 3Ω r_on and rail-to-rail operation maintain 480Mbps signaling fidelity; I_off prevents backfeed during port power-down sequences.
IP Phone Baseband Switching	WiMAX RF Front-End Control
Use Scenario: Multiplexing audio codec data streams (I²S, PCM) between baseband processor and multiple handset/headset interfaces in VoIP phones. IC Role / Device Role / Timing Role: Quad 1-bit switch providing independent path selection for simultaneous voice/data channels. Use Value: Independent OE pins allow per-channel enable timing aligned to codec frame sync; low ICC (0.3mA) extends battery life in portable units.	Use Scenario: Routing analog IF signals between WiMAX transceiver ICs and antenna diversity switches in base station radios. IC Role / Device Role / Timing Role: High-linearity analog switch handling 2.3–2.7GHz IF bands; used for TDD/FDD path selection and calibration loopback. Use Value: Flat r_on and low C_io minimize amplitude/phase distortion; 5V tolerance accommodates higher-voltage bias rails in RF sections.

Optical Networking Backplane

USB 2.0 Interface Isolation

Use Scenario: Signal routing between SFP+ transceivers and host ASICs in EPON line cards, where multiple 1.25Gbps lanes require independent enable control.

IC Role / Device Role / Timing Role: Bidirectional bus switch isolating transmit/receive paths; enables dynamic lane disable during link training or fault recovery.

Use Value: 0.2ns t_pd and 4pF C_io(OFF) preserve eye diagram integrity, while 5V tolerance accommodates legacy PHY interfaces without additional buffering.

Use Scenario: Isolating USB 2.0 D+/D− lines between host controller and peripheral ports in multi-drop docking stations.

IC Role / Device Role / Timing Role: Low-distortion signal gate enabling/disabling individual USB ports under software control; supports hot-plug detection.

Use Value: 3Ω r_on and rail-to-rail operation maintain 480Mbps signaling fidelity; I_off prevents backfeed during port power-down sequences.

IP Phone Baseband Switching

WiMAX RF Front-End Control

Use Scenario: Multiplexing audio codec data streams (I²S, PCM) between baseband processor and multiple handset/headset interfaces in VoIP phones.

IC Role / Device Role / Timing Role: Quad 1-bit switch providing independent path selection for simultaneous voice/data channels.

Use Value: Independent OE pins allow per-channel enable timing aligned to codec frame sync; low ICC (0.3mA) extends battery life in portable units.

Use Scenario: Routing analog IF signals between WiMAX transceiver ICs and antenna diversity switches in base station radios.

IC Role / Device Role / Timing Role: High-linearity analog switch handling 2.3–2.7GHz IF bands; used for TDD/FDD path selection and calibration loopback.

Use Value: Flat r_on and low C_io minimize amplitude/phase distortion; 5V tolerance accommodates higher-voltage bias rails in RF sections.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3125DBQR	SSOP-16 package; higher r_on (6Ω typ.); no charge pump; 2.5V–5.5V V_CC range	Lacks 5V-tolerant I/Os when unpowered; unsuitable for hot-swap scenarios requiring I_off	Choose for cost-sensitive, non-hot-swap applications where wider V_CC range offsets performance trade-offs
TS3A24159RGTR	VQFN-16; dual SPDT; 0.7Ω r_on; 1.65V–3.6V V_CC; no 5V tolerance	Lower r_on but limited to 3.6V max I/O; incompatible with 5V signaling or unpowered isolation	Prefer only for ultra-low-loss 3.3V-only analog routing where 5V tolerance is unnecessary

Compared with SN74CB3Q3125DGVR, SN74CBT3125DBQR offers broader V_CC support but sacrifices unpowered 5V tolerance and low r_on stability, while TS3A24159RGTR delivers lower resistance at the cost of I/O voltage headroom and partial-power-down capability-making SN74CB3Q3125DGVR uniquely suited for mixed-voltage, hot-pluggable infrastructure designs.

Availability

SN74CB3Q3125DGVR is available at Aetrix Electronics and suitable for optical networking backplanes, USB 2.0 isolation, and IP phone baseband switching requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SN74CB3Q3125DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface solutions.

The SN74CB3Q3125DGVR belongs to TI's CB3Q family of high-bandwidth FET bus switches, engineered specifically for signal integrity-critical applications in broadband communications, optical networking, and industrial data acquisition systems.

FAQ

What is the maximum operating frequency supported by the SN74CB3Q3125DGVR?

The SN74CB3Q3125DGVR supports a maximum OE switching frequency of 20 MHz, as specified in Section 5.6 of its datasheet. This applies to control input toggling under recommended conditions (V_CC = 2.5V or 3.3V, R_L ≥ 1MΩ, C_L = 0). For data path bandwidth, the device maintains signal integrity up to 500 MHz due to its low r_on and C_io, making it suitable for USB 2.0 and EPON applications. The SN74CB3Q3125DGVR's performance is validated across its full temperature and voltage range.

Does the SN74CB3Q3125DGVR support hot-swap or partial-power-down operation?

Yes, the SN74CB3Q3125DGVR supports partial-power-down operation via its I_off feature, which prevents damaging current backflow when V_CC = 0V while I/O pins remain at valid voltage levels (up to 5.5V). This enables safe hot-swap functionality in modular systems. The SN74CB3Q3125DGVR also maintains 5V-tolerant I/Os whether powered or unpowered, a key requirement for infrastructure equipment with staggered power sequencing. Its isolation behavior is characterized per JESD78 Class II latch-up testing.

What is the typical ON-state resistance of the SN74CB3Q3125DGVR and how does it vary with voltage?

The SN74CB3Q3125DGVR has a typical ON-state resistance (r_on) of 3Ω at V_CC = 3.3V, with a flat profile across the 0V–5V I/O voltage range due to its internal charge pump. At V_CC = 2.5V, r_on remains stable at ~4Ω. This flatness is confirmed in Figure 5-1 of the datasheet, showing r_on variation ≤1Ω from 0V to 5V input. The SN74CB3Q3125DGVR's r_on consistency directly enables predictable propagation delay and minimal signal attenuation in high-speed digital and analog routing.

Can the SN74CB3Q3125DGVR be used for analog signal switching, such as audio or RF IF paths?

Yes, the SN74CB3Q3125DGVR is explicitly qualified for both digital and analog applications including differential signal interfaces and low-distortion signal gating, as stated in Section 1 Features. Its rail-to-rail switching, low r_on (3Ω), and ultra-low OFF-state capacitance (4pF) make it suitable for audio bandpass filtering, I²S multiplexing, and sub-3GHz RF IF routing. However, it is not rated for RF front-end power handling; use is limited to signal-level analog paths (<±64mA per channel). The SN74CB3Q3125DGVR's performance in analog roles is validated in TI Application Note SCBA004.

What package type and dimensions does the SN74CB3Q3125DGVR use?

The SN74CB3Q3125DGVR uses the TVSOP-14 (DGV) package: 4.40mm × 3.60mm body size, 0.65mm lead pitch, 14 terminals, and an exposed thermal pad (non-functional). It is RoHS-compliant with NiPdAu lead finish and MSL Level-1 (unlimited floor life). This compact footprint supports high-density PCB layouts in space-constrained optical modules and IP phone PCBs. The SN74CB3Q3125DGVR's pinout matches other 14-pin variants (PW, RGY) but differs from the 16-pin SSOP (DBQ) version, requiring layout verification before substitution.

SN74CB3Q3125DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CB

Package/Case:: 14-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 4

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TVSOP

SN74CB3Q3125DGVR FAQ

1.How can I place an order for SN74CB3Q3125DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CB3Q3125DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CB3Q3125DGVR reliable?

The price and inventory of SN74CB3Q3125DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3125DGVR is usually 5 days.

3.What payment methods are accepted for SN74CB3Q3125DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3125DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CB3Q3125DGVR?

SN74CB3Q3125DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CB3Q3125DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CB3Q3125DGVR?

For technical support, including SN74CB3Q3125DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3125DGVR requirements.

6.How does Aetrix verify that SN74CB3Q3125DGVR is sourced from the original manufacturer or authorized distributors?

All SN74CB3Q3125DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3125DGVR meets industry standards.

7.What is the process for return or replacement of SN74CB3Q3125DGVR?

All SN74CB3Q3125DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3125DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CB3Q3125DGVR part is unused and in its original packaging.

Return procedure for SN74CB3Q3125DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…