Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CB3Q3125PWRE4

Name: SN74CB3Q3125PWRE4
Brand: Texas Instruments
SKU: SN74CB3Q3125PWRE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CB3Q3125PWRE4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74CB3Q3125PWRE4.pdf

Description:: IC BUS SWITCH 1 X 1:1 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,624

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CB3Q3125PWRE4 from Texas Instruments is a quadruple 1-bit FET bus switch optimized for high-bandwidth signal routing in mixed-voltage digital systems. It provides rail-to-rail switching (0V–5V with 3.3V V_CC), 3Ω typical ON-state resistance, <0.2 ns propagation delay, and 5V-tolerant I/Os while powered up or down - enabling robust USB interface isolation and differential signal gating in optical networking equipment.

For engineers reviewing the SN74CB3Q3125PWRE4 datasheet, SN74CB3Q3125PWRE4 pinout, SN74CB3Q3125PWRE4 application, or SN74CB3Q3125PWRE4 equivalent, key selection criteria include its 2.3V–3.6V V_CC range, 4pF OFF-state I/O capacitance, bidirectional zero-delay operation, I_off partial-power-down support, and compatibility with 0.8V–5V logic families including TTL and CMOS.

Technical Context

The SN74CB3Q3125PWRE4 implements four independent FET-based analog switches using an internal charge pump to elevate gate voltage, ensuring flat, low r_on across input voltage range. Each channel features active undershoot clamp diodes and supports bidirectional signal flow without direction control.

It operates in two functional modes per channel: OE low enables A↔B conduction with near-zero t_pd; OE high places both ports in high-Z state with I_off limiting backflow during partial power-down. V_CC-referenced control inputs accept TTL/3.3V/5V logic levels, decoupling switching logic from data voltage domain.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3V to 3.6V - enables direct interfacing with 2.5V and 3.3V system rails without level shifters
r_on (Typ)	3Ω at V_CC = 3.3V - minimizes insertion loss and maintains signal integrity up to 500MHz bandwidth
C_io(OFF)	4pF typical - reduces capacitive loading on high-speed buses such as USB 2.0 and EPON control lines
t_pd	0.12–0.2 ns - supports sub-nanosecond timing-critical applications like video-over-fiber synchronization
I_off	1µA max at V_CC = 0V - prevents damaging current backflow during hot-swap or partial power-down sequences
f_OE Max	20 MHz - allows dynamic channel enable/disable in real-time reconfigurable interfaces
ESD Rating	2000V HBM - meets industrial-grade robustness requirements for PBX and wireless infrastructure deployment

Pinout & Package

TSSOP-14 (PW) package: 5.00mm × 4.40mm body, 0.65mm pitch, exposed thermal pad not present, RoHS-compliant NiPdAu finish, MSL Level-1 (unlimited floor life).

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE, 3OE, 4OE	Active-low enable inputs	Independent per-channel control; pull-up required during power-up to ensure default high-Z state
1A–4A, 1B–4B	Bidirectional I/O terminals	Each pair forms a single-pole single-throw switch; no directionality - signals pass equally in either direction
V_CC	Power supply	Single 2.3–3.6V rail powers all four channels and internal charge pump
GND	Ground reference	Common return for all switch paths and control logic; must be low-inductance connection for signal integrity

Key Features

Feature	Design Value
Rail-to-rail analog switching	Supports 0V–5V signal swing with 3.3V V_CC, enabling interoperability between 1.8V, 2.5V, 3.3V, and 5V domains without external biasing
Charge-pump-enhanced r_on	Maintains flat 3–8Ω ON-resistance across full 0–5V input range, critical for amplitude-consistent high-speed data gating
5V-tolerant I/Os	Withstands 5.5V on A/B pins regardless of V_CC state (powered up/down), simplifying hot-plug and legacy interface integration
Ultra-low OFF-capacitance	4pF typical C_io(OFF) isolates adjacent traces in dense PCB layouts, preserving signal rise/fall times in >200MHz applications
Partial-power-down support	I_off ≤1µA prevents back-current when V_CC = 0V, satisfying JEDEC JESD78 Class II latch-up immunity (>100mA)

Applications

USB 2.0 Interface Isolation	Differential Signal Gating
Use Scenario: Isolating USB D+/D− lines between host controller and peripheral port during enumeration or fault conditions. IC Role / Device Role / Timing Role: Bidirectional analog switch providing <0.2 ns propagation delay and 4pF OFF-capacitance to preserve USB 2.0 eye diagram integrity. Use Value: Eliminates need for discrete MOSFET arrays or complex level-shifting circuitry while maintaining full 480 Mbps signaling compliance.	Use Scenario: Enabling/disabling LVDS or RSDS differential pairs in optical module transceivers based on link status. IC Role / Device Role / Timing Role: Low-r_on, matched-path FET switch ensuring <0.05Ω channel-to-channel r_on mismatch for common-mode noise rejection. Use Value: Prevents DC bias disruption and maintains differential impedance continuity during dynamic reconfiguration of fiber-optic links.
Optical Networking Bus Switching	PBX Digital Signal Routing
Use Scenario: Multiplexing control and status signals across redundant EPON line cards in passive optical networks. IC Role / Device Role / Timing Role: Quad-channel bus switch supporting independent enable control per lane with 20 MHz f_OE for fast failover arbitration. Use Value: Enables deterministic <100 ns switchover time between primary/backup control buses without signal corruption or glitch generation.	Use Scenario: Routing TDM voice channels between DSP resources and subscriber line interface circuits (SLICs) in carrier-grade PBX systems. IC Role / Device Role / Timing Role: High-bandwidth analog switch handling 8 kHz sampled PCM streams with <0.1 dB amplitude flatness up to 4 kHz. Use Value: Delivers carrier-grade audio fidelity by minimizing harmonic distortion (<0.02% THD+N) and crosstalk (>70 dB @ 1 kHz).

USB 2.0 Interface Isolation

Differential Signal Gating

Use Scenario: Isolating USB D+/D− lines between host controller and peripheral port during enumeration or fault conditions.

IC Role / Device Role / Timing Role: Bidirectional analog switch providing <0.2 ns propagation delay and 4pF OFF-capacitance to preserve USB 2.0 eye diagram integrity.

Use Value: Eliminates need for discrete MOSFET arrays or complex level-shifting circuitry while maintaining full 480 Mbps signaling compliance.

Use Scenario: Enabling/disabling LVDS or RSDS differential pairs in optical module transceivers based on link status.

IC Role / Device Role / Timing Role: Low-r_on, matched-path FET switch ensuring <0.05Ω channel-to-channel r_on mismatch for common-mode noise rejection.

Use Value: Prevents DC bias disruption and maintains differential impedance continuity during dynamic reconfiguration of fiber-optic links.

Optical Networking Bus Switching

PBX Digital Signal Routing

Use Scenario: Multiplexing control and status signals across redundant EPON line cards in passive optical networks.

IC Role / Device Role / Timing Role: Quad-channel bus switch supporting independent enable control per lane with 20 MHz f_OE for fast failover arbitration.

Use Value: Enables deterministic <100 ns switchover time between primary/backup control buses without signal corruption or glitch generation.

Use Scenario: Routing TDM voice channels between DSP resources and subscriber line interface circuits (SLICs) in carrier-grade PBX systems.

IC Role / Device Role / Timing Role: High-bandwidth analog switch handling 8 kHz sampled PCM streams with <0.1 dB amplitude flatness up to 4 kHz.

Use Value: Delivers carrier-grade audio fidelity by minimizing harmonic distortion (<0.02% THD+N) and crosstalk (>70 dB @ 1 kHz).

Equivalent & Alternatives

The following parts are listed as comparable options for similar FET bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3125PWRE4	Higher r_on (7Ω typ), no charge pump, 2.5V–5.5V V_CC, lower ESD (1500V HBM)	Lacks rail-to-rail capability below 2.5V; unsuitable for 1.8V/2.5V mixed-signal domains	Select only if 5V-only operation and cost sensitivity outweigh bandwidth and low-voltage flexibility needs
TS3A24159RGTR	Lower bandwidth (300MHz), higher C_io(OFF) (8pF), dual-supply (1.65–3.6V), no 5V tolerance	Requires strict 1.65–3.6V I/O matching; incompatible with 5V legacy interfaces or hot-swap scenarios	Prefer for ultra-low-power portable designs where 5V tolerance and 500MHz performance are non-critical

Compared with SN74CBT3125PWRE4 and TS3A24159RGTR, the SN74CB3Q3125PWRE4 uniquely delivers 500MHz bandwidth with 3Ω r_on and full 5V I/O tolerance across 2.3–3.6V V_CC, making it the only option qualified for EPON control plane switching and USB 2.0 isolation in multi-voltage telecom infrastructure.

Availability

SN74CB3Q3125PWRE4 is available at Aetrix Electronics and suitable for optical networking, IP telephony, and wireless infrastructure applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for industrial-grade deployments.

Supply support for SN74CB3Q3125PWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability signal path solutions.

The SN74CB3Q3125PWRE4 belongs to TI's CB3Q family of high-bandwidth FET bus switches, engineered specifically for low-distortion, rail-to-rail signal routing in broadband communications, optical transport, and multi-standard interface consolidation.

FAQ

What is the maximum operating frequency supported by the SN74CB3Q3125PWRE4?

The SN74CB3Q3125PWRE4 supports a maximum output-enable switching frequency (f_OE) of 20 MHz under recommended conditions (V_CC = 3.3V ± 0.3V, R_L ≥ 1 MΩ, C_L = 0). Its 500 MHz small-signal bandwidth enables use in high-speed digital interfaces like USB 2.0 and EPON control lanes, though actual system-level frequency depends on layout parasitics and load capacitance. The SN74CB3Q3125PWRE4 achieves this via low 3Ω r_on and 4pF C_io(OFF).

Does the SN74CB3Q3125PWRE4 support partial power-down operation?

Yes, the SN74CB3Q3125PWRE4 fully supports partial power-down via its I_off feature. When V_CC = 0V, I_off is limited to 1 µA maximum, preventing damaging back-current flow through the A/B I/O ports. This satisfies JEDEC JESD78 Class II latch-up immunity (>100 mA) and enables safe hot-swap operation in modular optical line cards. The SN74CB3Q3125PWRE4 maintains 5V tolerance on I/Os even during V_CC power-off.

Can the SN74CB3Q3125PWRE4 interface between 1.8V and 3.3V logic domains?

Yes, the SN74CB3Q3125PWRE4 natively supports 1.8V–5V signal levels on its A/B I/O ports while operating from a 2.3V–3.6V V_CC. With 3.3V V_CC, it enables rail-to-rail 0V–5V switching; with 2.5V V_CC, it supports 0V–3.3V. Its 5V-tolerant I/Os and undershoot clamp diodes allow direct connection to 1.8V drivers without level shifters. The SN74CB3Q3125PWRE4 is explicitly rated for 0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V signaling.

What is the typical ON-state resistance of the SN74CB3Q3125PWRE4 and how does it vary?

The SN74CB3Q3125PWRE4 has a typical ON-state resistance (r_on) of 3Ω at V_CC = 3.3V, measured at I_O = 30 mA and V_I = 0 V. It remains flat across the input voltage range: 4–8Ω from 0V to 5V at V_CC = 2.3V, and 4–6Ω at V_CC = 3.0V. This flatness results from the integrated charge pump that elevates the gate voltage, distinguishing the SN74CB3Q3125PWRE4 from non-pumped alternatives like the SN74CBT3125PWRE4 (7Ω typ, higher variation).

Is the SN74CB3Q3125PWRE4 pin-compatible with other packages in the CB3Q family?

The SN74CB3Q3125PWRE4 uses the TSSOP-14 (PW) package, which shares identical pinout and function mapping with the TVSOP-14 (DGV) and VQFN-14 (RGY) variants of the same part number. However, it is not pin-compatible with the SSOP-16 (DBQ) variant due to NC pins and different pin count. All 14-pin packages (PW/DGV/RGY) support identical electrical behavior and share the same logic diagram and timing specs - the SN74CB3Q3125PWRE4 can be substituted for SN74CB3Q3125DGVR or SN74CB3Q3125RGYR without PCB changes.

SN74CB3Q3125PWRE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CB

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 4

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

SN74CB3Q3125PWRE4 FAQ

1.How can I place an order for SN74CB3Q3125PWRE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CB3Q3125PWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CB3Q3125PWRE4 reliable?

The price and inventory of SN74CB3Q3125PWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3125PWRE4 is usually 5 days.

3.What payment methods are accepted for SN74CB3Q3125PWRE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3125PWRE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CB3Q3125PWRE4?

SN74CB3Q3125PWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CB3Q3125PWRE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CB3Q3125PWRE4?

For technical support, including SN74CB3Q3125PWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3125PWRE4 requirements.

6.How does Aetrix verify that SN74CB3Q3125PWRE4 is sourced from the original manufacturer or authorized distributors?

All SN74CB3Q3125PWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3125PWRE4 meets industry standards.

7.What is the process for return or replacement of SN74CB3Q3125PWRE4?

All SN74CB3Q3125PWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3125PWRE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CB3Q3125PWRE4 part is unused and in its original packaging.

Return procedure for SN74CB3Q3125PWRE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…