Texas Instruments SN74CB3Q3345RGYR
- Part No.:
- SN74CB3Q3345RGYR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
SN74CB3Q3345RGYR.pdf
- Description:
- IC BUS SWITCH 8 X 1:1 20VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,637
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3Q3345RGYR from Texas Instruments is an 8-bit FET bus switch optimized for high-bandwidth, low-voltage digital signal routing in 2.3 V–3.6 V systems. It delivers rail-to-rail switching (0–5 V), 4 Ω typical ON-state resistance, <0.2 ns propagation delay, and 5-V-tolerant I/Os-enabling bidirectional data flow in memory interleaving and differential signal interface applications.
For engineers reviewing the SN74CB3Q3345RGYR datasheet, SN74CB3Q3345RGYR pinout, SN74CB3Q3345RGYR application, or SN74CB3Q3345RGYR equivalent, key selection criteria include its VQFN-20 package thermal performance (θJA = 37°C/W), Ioff partial-power-down capability, 20 MHz maximum OE switching frequency, and 4 pF typical OFF-state I/O capacitance for minimal signal distortion.
Technical Context
The SN74CB3Q3345RGYR implements a charge-pump-enhanced FET architecture to maintain flat, low ON-resistance across input voltage ranges (0–5 V), enabling consistent timing behavior in mixed-voltage systems. Its dual OE/!OE control logic supports both active-high and active-low enable configurations with independent disable paths.
Designed for broadband communications infrastructure, the device features undershoot clamp diodes on all data and control inputs, JESD 22-compliant ESD protection (2000-V HBM), and latch-up immunity exceeding 100 mA per JESD 78 Class II-ensuring robust operation in noisy, hot-plug environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - Supports 2.5-V and 3.3-V system rails without level shifters |
| ron (Typ) | 4 Ω - Enables <0.2 ns propagation delay with 30-pF load for high-speed bus isolation |
| Cio(OFF) (Typ) | 4 pF - Minimizes capacitive loading and signal integrity degradation on shared buses |
| fOE (Max) | 20 MHz - Allows dynamic bus enable/disable in real-time memory arbitration schemes |
| Ioff (Max) | 1 µA at VCC = 0 V - Prevents backflow current during partial power-down, protecting powered subsystems |
| VI/O Range | 0 V to 5.5 V - Permits seamless interfacing between 1.8-V, 2.5-V, 3.3-V, and 5-V logic domains |
| tpd (Max) | 0.2 ns - Ensures sub-nanosecond timing alignment critical for DDR memory channel gating |
Pinout & Package
VQFN-20 (RGY) package: 3.5 mm × 4.5 mm, 0.5 mm pitch, 1 mm max height, exposed thermal pad (Pin 21) requiring PCB soldering for thermal and mechanical reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 19 | OE / !OE | Dual active-enable inputs: OE high or !OE low activates bidirectional A↔B path; both high/low disables to high-Z |
| 2–9, 11–18 | A1–A8 / B1–B8 | Eight matched bidirectional data channels; each pair forms a low-ron FET switch with rail-to-rail voltage support |
| 10 | GND | Ground reference for internal charge pump and signal return path |
| 20 | VCC | Primary supply for gate drive and logic; powers internal charge pump to elevate pass-gate voltage |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail switching | Supports 0–5 V signaling with 3.3-V VCC or 0–3.3 V with 2.5-V VCC - eliminates need for external level translators |
| Charge-pump gate drive | Elevates pass-transistor gate voltage above VCC to sustain flat 4 Ω ron across full VI/O range - ensures deterministic timing |
| 5-V-tolerant I/Os | Operates safely with 5-V signals while powered at 2.5 V or 3.3 V - enables legacy interface coexistence |
| Undershoot clamp diodes | Integrated diodes on all inputs limit negative transients to –1.8 V - protects against ESD and crosstalk-induced glitches |
| Partial-power-down Ioff | Leakage ≤1 µA when VCC = 0 V - isolates unpowered sections of backplane or modular systems |
Applications
| Memory Interleaving | Differential Signal Interface |
|---|---|
Use Scenario: High-speed DDR memory channels use interleaved banks to increase bandwidth; bus switches isolate active/inactive banks to reduce noise coupling. IC Role / Device Role / Timing Role: SN74CB3Q3345RGYR acts as a low-latency, bidirectional gate controlling data flow between controller and interleaved DRAM banks. Use Value: 0.2 ns tpd and 4 pF Cio(OFF) minimize skew and reflection, preserving signal integrity across 800+ MHz memory clocks. |
Use Scenario: LVDS or RSDS differential pairs require clean enable/disable control without introducing common-mode disturbance or impedance discontinuity. IC Role / Device Role / Timing Role: SN74CB3Q3345RGYR serves as a matched-pair analog switch for differential data lanes, maintaining balanced impedance and phase matching. Use Value: Matched ron (±0.5 Ω) and symmetric Cio(ON)/Cio(OFF) ensure <1 ps skew between complementary signals under dynamic switching. |
| Bus Isolation | Low-Distortion Signal Gating |
Use Scenario: Industrial PLC backplanes route multiple protocol buses (CAN, RS-485, Ethernet PHY) on shared traces; isolation prevents cross-talk during fault conditions. IC Role / Device Role / Timing Role: SN74CB3Q3345RGYR provides hot-swap-safe, high-Z isolation between bus segments using Ioff and 5-V tolerance. Use Value: 1 µA Ioff at VCC = 0 V and ±50 mA clamp current prevent damage during live insertion/removal of modules. |
Use Scenario: Audio/video SoCs gate analog sensor or DAC outputs to multiple destinations; distortion must remain below THD+N < –90 dB. IC Role / Device Role / Timing Role: SN74CB3Q3345RGYR functions as a low-noise, wideband analog switch for line-level signals up to 500 MHz. Use Value: 4 Ω ron and 4 pF Cio(OFF) yield <0.001% harmonic distortion at 1 Vpp, 10 MHz - suitable for HD video sync and precision audio routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CB3Q3345PWR | TSSOP-20 package (83°C/W θJA); no exposed thermal pad; same electrical specs | Lower thermal performance limits sustained 20 MHz OE toggling in compact enclosures | Choose for legacy board compatibility where QFN rework is impractical |
| SN74CB3Q3345DGVR | TVSOP-20 package (92°C/W θJA); thinner profile (1.2 mm); identical ron/Cio/VI/O specs | Higher thermal resistance restricts continuous high-frequency operation in thermally constrained designs | Prefer for ultra-thin portable devices where 1 mm VQFN height is prohibitive |
Compared with SN74CB3Q3345PWR and SN74CB3Q3345DGVR, the SN74CB3Q3345RGYR offers superior thermal management (θJA = 37°C/W) and mechanical stability via its soldered exposed pad-critical for sustained high-bandwidth operation in networking and compute applications.
Availability
SN74CB3Q3345RGYR is available at Aetrix Electronics and suitable for memory interleaving, differential signal interface, and bus isolation applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74CB3Q3345RGYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in high-reliability silicon solutions.
The SN74CB3Q3345RGYR belongs to TI's CB3Q family of high-bandwidth FET bus switches, engineered specifically for low-latency, low-distortion signal routing in broadband communications, networking infrastructure, and high-speed computing systems.
FAQ
What is the maximum operating frequency supported by the SN74CB3Q3345RGYR for data signals?
The SN74CB3Q3345RGYR supports data signal bandwidth up to 500 MHz, verified by its low 4 Ω typical ON-state resistance and 4 pF typical OFF-state I/O capacitance. This enables clean transmission of high-speed digital waveforms such as DDR clock strobes and PCIe sideband signals without measurable rise-time degradation.
Does the SN74CB3Q3345RGYR support partial power-down mode, and how is it implemented?
Yes, the SN74CB3Q3345RGYR supports partial power-down via its Ioff circuitry. When VCC = 0 V, leakage current is limited to ≤1 µA per I/O terminal, preventing damaging backflow current into powered sections of the system. This feature is intrinsic to the device structure and requires no external components to activate.
What is the recommended PCB layout practice for the exposed thermal pad on the SN74CB3Q3345RGYR VQFN package?
The exposed thermal pad (Pin 21) of the SN74CB3Q3345RGYR must be soldered to a dedicated PCB copper area connected to GND. TI recommends ≥78% solder paste coverage, thermal vias filled/plugged/tented beneath the pad, and adherence to SLUA271 guidelines to achieve optimal thermal dissipation (θJA = 37°C/W) and mechanical reliability.
Can the SN74CB3Q3345RGYR interface between 1.8-V and 5-V logic domains without external level shifters?
Yes, the SN74CB3Q3345RGYR supports 0–5.5 V signaling on all I/O ports regardless of VCC (2.3–3.6 V), enabling direct connection between 1.8-V, 2.5-V, 3.3-V, and 5-V logic families. Its 5-V-tolerant inputs and rail-to-rail switching eliminate the need for discrete level-shifting circuitry.
How does the charge-pump circuit in the SN74CB3Q3345RGYR improve switching performance compared to standard FET switches?
The integrated charge pump elevates the gate voltage of the pass transistor above VCC, ensuring strong enhancement-mode conduction across the full 0–5 V input range. This maintains flat 4 Ω ron versus voltage-unlike conventional switches whose ron rises sharply near ground or rail-delivering consistent <0.2 ns propagation delay and minimal signal distortion.
SN74CB3Q3345RGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 8 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-VQFN (3.5x4.5)
SN74CB3Q3345RGYR FAQ
1.How can I place an order for SN74CB3Q3345RGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3Q3345RGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3Q3345RGYR reliable?
The price and inventory of SN74CB3Q3345RGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3345RGYR is usually 5 days.
3.What payment methods are accepted for SN74CB3Q3345RGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3345RGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3Q3345RGYR?
SN74CB3Q3345RGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3Q3345RGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3Q3345RGYR?
For technical support, including SN74CB3Q3345RGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3345RGYR requirements.
6.How does Aetrix verify that SN74CB3Q3345RGYR is sourced from the original manufacturer or authorized distributors?
All SN74CB3Q3345RGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3345RGYR meets industry standards.
7.What is the process for return or replacement of SN74CB3Q3345RGYR?
All SN74CB3Q3345RGYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3345RGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3Q3345RGYR part is unused and in its original packaging.
Return procedure for SN74CB3Q3345RGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3Q3345RGYR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

