Texas Instruments SN74CB3Q3384ADBQR
- Part No.:
- SN74CB3Q3384ADBQR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SN74CB3Q3384ADBQR.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3Q3384ADBQR from Texas Instruments is a 10-bit FET bus switch optimized for high-bandwidth, low-voltage (2.3 V–3.6 V) digital signal routing. It features dual 5-bit independent channels with separate 1OE/2OE controls, 3 Ω typical ON-state resistance, 500 MHz bandwidth support, and 5-V tolerant I/Os-enabling rail-to-rail switching in PCI interface and memory interleaving applications.
For engineers reviewing the SN74CB3Q3384ADBQR datasheet, SN74CB3Q3384ADBQR pinout, SN74CB3Q3384ADBQR application, or SN74CB3Q3384ADBQR equivalent, key selection criteria include its bidirectional low-distortion signal gating capability, partial-power-down Ioff support, and compatibility with 2.5-V/3.3-V systems requiring sub-0.15 ns propagation delay and <5 pF OFF-state capacitance.
Technical Context
The SN74CB3Q3384ADBQR implements a charge-pump-enhanced FET architecture to maintain flat, low ON-state resistance (ron ≈ 3–8 Ω) across 0–5 V I/O voltage ranges and supply voltages from 2.3 V to 3.6 V. Its internal enable logic drives two independent 5-bit switch banks, each supporting bidirectional data flow with near-zero propagation delay (tpd = 0.09–0.15 ns) and fast enable/disable timing (ten/tdis ≤ 7.2 ns).
Designed for signal integrity in high-speed digital interconnects, it integrates undershoot clamp diodes on all control inputs, supports 0–5 V signaling with 3.3-V VCC, and delivers Ioff protection during partial power-down-preventing backflow current when VCC = 0 V and VI/O = 0–5.5 V. Its 4 pF typical OFF-state I/O capacitance minimizes loading-induced distortion on buses up to 500 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - Enables operation in both 2.5-V and 3.3-V system domains without level shifters. |
| ron (Typ) | 3 Ω at VCC = 2.5 V, IO = –15 mA - Ensures minimal voltage drop and signal attenuation in high-current data paths. |
| tpd | 0.09–0.15 ns - Delivers near-instantaneous signal pass-through critical for PCIe, DDR, and high-speed memory interfaces. |
| Cio(OFF) | 4 pF Typ - Reduces capacitive loading on shared buses, preserving edge rate and timing margin in multi-drop topologies. |
| fOE Max | 20 MHz - Supports rapid channel enable/disable sequencing in dynamic bus isolation and multiplexing schemes. |
| Ioff | 1 µA at VCC = 0 V - Guarantees safe hot-insertion and partial-power-down operation without latch-up or backfeed. |
| VI/O Range | 0 V to 5.5 V - Allows interoperability with legacy 5-V logic, analog signals, and mixed-voltage subsystems. |
Pinout & Package
SN74CB3Q3384ADBQR is housed in a 24-pin SSOP (DBQ) package, 7.9 mm × 4.4 mm, 1.2 mm max height, with 0.65 mm lead pitch and moisture sensitivity level (MSL) 2–260°C–1 year.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE | Channel 1 output-enable input | Active-low control: asserts low-impedance path between 1A1–1A5 and 1B1–1B5; high = high-Z isolation. |
| 2OE | Channel 2 output-enable input | Independent active-low control for second 5-bit bank (2A1–2A5 ↔ 2B1–2B5), enabling asymmetric bus partitioning. |
| 1A1–1A5, 2A1–2A5 | Data input/output ports (A-side) | Bidirectional terminals; no intrinsic directionality-signal flow determined by OE state and external bus topology. |
| 1B1–1B5, 2B1–2B5 | Data input/output ports (B-side) | Paired with corresponding A pins; identical electrical characteristics and 5-V tolerance on all I/Os. |
| VCC | Power supply | Supplies internal charge pump and logic; must be stable within 2.3–3.6 V; powers clamp diodes and Ioff circuitry. |
| GND | Ground reference | Common return for all I/Os, control inputs, and internal circuitry; required for proper clamp diode and Ioff operation. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail switching | Supports 0–5 V signal levels with 3.3-V VCC or 0–3.3 V with 2.5-V VCC-eliminates need for external level translators in mixed-voltage systems. |
| Charge-pump gate drive | Elevates FET gate voltage above VCC to sustain low, flat ron across full I/O voltage range-critical for consistent timing in broadband applications. |
| Undershoot clamp diodes | Integrated on all control inputs (1OE, 2OE) to limit negative transients to –1.8 V-protects against ESD-induced damage and signal integrity loss. |
| Partial-power-down Ioff | Blocks >99.9% of backflow current (Ioff = 1 µA max) when VCC = 0 V-enables safe hot-swap and modular power sequencing in server and telecom backplanes. |
| Bidirectional low-distortion path | 3 Ω ron + 4 pF Cio(OFF) + 0.15 ns tpd preserves signal fidelity in PCI Express Gen1/Gen2, DDR2 address/control buses, and differential pair isolation. |
Applications
| PCI Interface Signal Isolation | Differential Signal Routing |
|---|---|
|
Use Scenario: Isolating PCI address/data lines between legacy 5-V peripherals and modern 3.3-V host controllers during hot-plug events. IC Role / Device Role / Timing Role: Bidirectional bus switch providing galvanic isolation and voltage-level agnostic signal pass-through with sub-0.2 ns delay. Use Value: Prevents bus contention and ground-loop noise while maintaining PCI timing compliance under mixed-supply conditions. |
Use Scenario: Gating LVDS or RSDS differential pairs in FPGA-based video processing boards to reduce crosstalk during inactive states. IC Role / Device Role / Timing Role: Low-capacitance (4 pF), low-ron (3 Ω) analog switch enabling clean signal gating without skew or amplitude loss. Use Value: Maintains differential impedance integrity and minimizes jitter accumulation in high-resolution display pipelines. |
| Memory Interleaving Control | Low-Distortion Signal Gating |
|
Use Scenario: Dynamically connecting alternate DRAM banks to a single memory controller in embedded systems with limited pin count. IC Role / Device Role / Timing Role: Dual 5-bit switch enabling time-multiplexed access to two 10-bit memory address buses with independent OE control. Use Value: Doubles effective memory bandwidth without increasing controller complexity or PCB layer count. |
Use Scenario: Enabling/disabling analog sensor outputs (e.g., ADC reference paths or precision op-amp feedback loops) in medical instrumentation. IC Role / Device Role / Timing Role: Analog-capable FET switch with rail-to-rail I/O and <5 pF OFF-state capacitance for minimal signal perturbation. Use Value: Eliminates switching transients and maintains DC accuracy in sub-16-bit measurement chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384CPWR | Higher ron (5 Ω typ), no charge pump, 4.5-V max VCC, no Ioff support | Limited to full-power systems; unsuitable for partial-power-down or 5-V tolerant hot-swap use cases | Select when cost sensitivity outweighs need for ultra-low ron, Ioff, or 5-V I/O tolerance. |
| PI3CHD3245LEX | Single 8-bit channel, 3.3-V only (no 2.5-V support), 4.5 Ω ron, 3.5 pF Cio(OFF) | Not pin-compatible; requires redesign for 10-bit or dual-channel requirements | Consider only for space-constrained 8-bit applications where DBQ footprint and dual-OE control are unnecessary. |
Compared with SN74CB3Q3384ADBQR, SN74CBT3384CPWR trades Ioff and 5-V tolerance for lower unit cost, while PI3CHD3245LEX offers smaller footprint but sacrifices channel count, voltage flexibility, and power-down safety-making SN74CB3Q3384ADBQR optimal for robust, dual-bank, mixed-voltage interconnects.
Availability
SN74CB3Q3384ADBQR is available at Aetrix Electronics and suitable for PCI interface design, memory interleaving architectures, and low-distortion signal gating applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SN74CB3Q3384ADBQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in high-reliability electronic components.
The SN74CB3Q3384ADBQR belongs to TI's CB3Q family of high-bandwidth FET bus switches, engineered specifically for low-latency, low-distortion digital and analog signal routing in networking, computing, and communications infrastructure.
FAQ
What is the maximum operating frequency supported by the SN74CB3Q3384ADBQR?
The SN74CB3Q3384ADBQR supports signal bandwidths up to 500 MHz due to its low 3 Ω typical ON-state resistance and 4 pF OFF-state I/O capacitance. Its 20 MHz maximum OE switching frequency enables rapid channel enable/disable sequencing, while propagation delay remains below 0.15 ns-making SN74CB3Q3384ADBQR suitable for PCIe Gen1, DDR2, and high-speed serial interconnects.
Does the SN74CB3Q3384ADBQR support partial-power-down operation?
Yes, the SN74CB3Q3384ADBQR includes Ioff circuitry that limits backflow current to 1 µA maximum when VCC = 0 V and I/O pins are biased between 0 V and 5.5 V. This feature ensures safe hot-swap capability and prevents damage during staggered power sequencing-critical for SN74CB3Q3384ADBQR deployment in modular servers and telecom line cards.
Can the SN74CB3Q3384ADBQR interface 5-V logic signals while powered from a 3.3-V supply?
Yes, the SN74CB3Q3384ADBQR features 5-V tolerant I/Os that operate safely with input/output voltages from 0 V to 5.5 V-even when VCC is as low as 2.3 V. This allows SN74CB3Q3384ADBQR to bridge legacy 5-V peripherals and modern 3.3-V or 2.5-V controllers without external level shifters or clamping networks.
What is the pin-compatible alternative to the SN74CB3Q3384ADBQR in TSSOP package?
The SN74CB3Q3384APWR is the TSSOP (PW) packaged variant of the same device, sharing identical logic, pinout, and electrical specifications with SN74CB3Q3384ADBQR. Both devices use 24-pin layouts with matching 1OE/2OE control and A/B port assignments-enabling direct PCB footprint substitution where thermal or assembly constraints favor PW over DBQ.
How does the charge-pump circuit in the SN74CB3Q3384ADBQR improve performance?
The integrated charge pump in SN74CB3Q3384ADBQR elevates the gate voltage of internal FETs above VCC, ensuring strong turn-on across the full 0–5 V I/O range and minimizing ron variation. This results in flatter resistance (3–8 Ω), lower propagation delay (0.09–0.15 ns), and consistent rail-to-rail switching-key advantages of SN74CB3Q3384ADBQR over non-charge-pump alternatives like the CBT-series switches.
SN74CB3Q3384ADBQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
SN74CB3Q3384ADBQR FAQ
1.How can I place an order for SN74CB3Q3384ADBQR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3Q3384ADBQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3Q3384ADBQR reliable?
The price and inventory of SN74CB3Q3384ADBQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3384ADBQR is usually 5 days.
3.What payment methods are accepted for SN74CB3Q3384ADBQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3384ADBQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3Q3384ADBQR?
SN74CB3Q3384ADBQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3Q3384ADBQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3Q3384ADBQR?
For technical support, including SN74CB3Q3384ADBQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3384ADBQR requirements.
6.How does Aetrix verify that SN74CB3Q3384ADBQR is sourced from the original manufacturer or authorized distributors?
All SN74CB3Q3384ADBQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3384ADBQR meets industry standards.
7.What is the process for return or replacement of SN74CB3Q3384ADBQR?
All SN74CB3Q3384ADBQR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3384ADBQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3Q3384ADBQR part is unused and in its original packaging.
Return procedure for SN74CB3Q3384ADBQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3Q3384ADBQR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

