My Inquiry
My Account
Texas Instruments SN74CB3Q3384APWG4
- Part No.:
- SN74CB3Q3384APWG4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CB3Q3384APWG4.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3Q3384APWG4 from Texas Instruments is a 10-bit FET bus switch optimized for high-bandwidth, low-voltage (2.3 V–3.6 V) digital signal routing. It features dual 5-bit independent channels with separate OE controls, 3 Ω typical ON-state resistance, <0.15 ns propagation delay, and 5-V-tolerant I/Os-enabling rail-to-rail switching in PCI interface, memory interleaving, and bus isolation applications.
For engineers reviewing the SN74CB3Q3384APWG4 datasheet, SN74CB3Q3384APWG4 pinout, SN74CB3Q3384APWG4 application, or SN74CB3Q3384APWG4 equivalent, key selection criteria include its 500 MHz bandwidth capability, Ioff partial-power-down support, 4 pF OFF-state I/O capacitance, and TSSOP-24 package compatibility with space-constrained high-speed PCB layouts.
Technical Context
The SN74CB3Q3384APWG4 implements a charge-pump-enhanced FET switch architecture to maintain flat, low ron across 0–5 V signal swings at 2.5 V/3.3 V VCC. Its dual 5-bit structure supports independent channel enablement via 1OE and 2OE, enabling flexible bus segmentation or combined 10-bit operation.
Each switch path delivers bidirectional, near-zero-delay signal gating with rail-to-rail voltage support (0–5 V with 3.3 V VCC), 5-V-tolerant I/Os during power-up/down, and Ioff protection that blocks backflow current when VCC = 0 V-critical for hot-swap and mixed-voltage system interoperability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - Enables direct integration into 2.5 V and 3.3 V logic domains without level shifters. |
| ron (Typ) | 3 Ω - Minimizes insertion loss and signal distortion in high-frequency data paths up to 500 MHz. |
| tpd (Max) | 0.15 ns - Ensures sub-nanosecond timing integrity for DDR, PCIe Gen1, and parallel bus applications. |
| Cio(OFF) (Typ) | 4 pF - Reduces capacitive loading on source drivers and preserves signal edge rates in dense routing. |
| Ioff (Max) | 1 µA at VCC = 0 V - Guarantees robust isolation and prevents back-powering of powered-down subsystems. |
| VI/O Range | 0 V to 5.5 V - Supports mixed-signal interfacing between 1.8 V, 3.3 V, and 5 V domains without external clamping. |
| fOE (Max) | 20 MHz - Allows fast dynamic bus enable/disable control for burst-mode or time-division multiplexed systems. |
Pinout & Package
TSSOP-24 package (PW), 7.9 mm × 4.5 mm × 1.2 mm max height, lead pitch 0.65 mm, RoHS-compliant NiPdAu finish, MSL Level-1 (260 °C, unlimited reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE | Channel 1 output-enable input | Active-low control: drives associated 5-bit A/B path into high-Z when high; enables bidirectional conduction when low. |
| 1A1–1A5 | Channel 1 input/output port A | Bidirectional data terminals for first 5-bit segment; 5-V tolerant, rail-to-rail capable. |
| 1B1–1B5 | Channel 1 input/output port B | Paired with 1A1–1A5; identical electrical characteristics and switching behavior. |
| GND | Ground reference | Primary return path for VCC and all I/O currents; requires low-inductance PCB connection for signal integrity. |
| VCC | Power supply | Supplies internal charge pump and switch bias; must be decoupled with ≤100 nF ceramic capacitor near pin. |
| 2A1–2A5 | Channel 2 input/output port A | Independent second 5-bit segment; electrically isolated from Channel 1 except shared VCC/GND. |
| 2B1–2B5 | Channel 2 input/output port B | Paired with 2A1–2A5; supports asynchronous enable/disable relative to Channel 1. |
| 2OE | Channel 2 output-enable input | Active-low control mirroring 1OE functionality for second 5-bit segment. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail switching | Supports 0–5 V signal levels with 3.3 V VCC and 0–3.3 V with 2.5 V VCC-eliminates need for external level translators in mixed-voltage buses. |
| Charge-pump gate drive | Elevates pass-transistor gate voltage to ensure low, flat ron across full input voltage range-critical for amplitude-consistent high-speed signal routing. |
| Ioff partial-power-down | Blocks reverse current flow when VCC = 0 V, enabling safe insertion/removal in live backplanes and multi-rail systems without latch-up risk. |
| Undershoot clamp diodes | Integrated diodes on all data and control inputs limit negative transients to –1.8 V-protects downstream logic from ESD-induced undershoot. |
| Low I/O capacitance | 4 pF OFF-state capacitance minimizes loading on driving sources and preserves rise/fall times in >200 MHz signal paths. |
Applications
| PCI Interface | Differential Signal Interface |
|---|---|
|
Use Scenario: Isolating legacy PCI slots from shared address/data buses during hot-plug events or power sequencing. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling/disabling 32-bit PCI segments under software-controlled OE signals. Use Value: Prevents bus contention and back-driving during slot power transitions while maintaining <0.15 ns timing alignment across all lines. |
Use Scenario: Gating LVDS or RSDS differential pairs in FPGA-to-ASIC interconnects where one side may be unpowered. IC Role / Device Role / Timing Role: Low-capacitance, matched-path switch inserted in common-mode signal paths to preserve skew and impedance continuity. Use Value: 4 pF Cio(OFF) and 3 Ω ron minimize differential skew (<0.02 ns) and insertion loss (<0.1 dB @ 500 MHz), preserving eye diagram integrity. |
| Memory Interleaving | Bus Isolation |
|
Use Scenario: Dynamically routing DRAM address/control lines between two memory controllers sharing a single DIMM slot. IC Role / Device Role / Timing Role: Dual-channel 5-bit switch allowing independent enable of A/B ports per controller, with simultaneous 10-bit mode for unified access. Use Value: Flat ron ensures uniform propagation delay across all 10 bits, eliminating address skew that could cause timing violations in DDR2/3 systems. |
Use Scenario: Segregating test/debug interfaces (e.g., JTAG, SWD) from main system buses to prevent interference during firmware updates. IC Role / Device Role / Timing Role: High-isolation switch placed between debug header and core logic, controlled by secure boot state signal. Use Value: Ioff <1 µA at VCC=0 V guarantees zero leakage current into powered-down debug circuitry, preventing unintended wake-up or corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384CPWRE4 | Higher ron (5 Ω typ), no charge pump, 2.5 V–5.5 V VCC range, no Ioff support | Lacks partial-power-down capability; unsuitable for hot-swap or mixed-rail isolation where VCC may be absent | Choose when cost sensitivity outweighs Ioff requirement and 5 V operation is needed without 3.3 V optimization |
| SN74LVC1G3157DCKR | Single-pole double-throw (SPDT), 1-bit, 1.65 V–5.5 V, ron = 6 Ω typ, Cio(OFF) = 5.5 pF | Not scalable to 10-bit width; requires 10x devices and additional control logic for equivalent functionality | Use only for point-to-point signal gating where density and channel count are secondary to ultra-low voltage operation (1.65 V min) |
Compared with SN74CB3Q3384APWG4, SN74CBT3384CPWRE4 trades Ioff and low ron for broader VCC range but sacrifices hot-swap safety, while SN74LVC1G3157DCKR offers voltage flexibility at the cost of board area, routing complexity, and degraded high-frequency performance due to higher ron and capacitance.
Availability
SN74CB3Q3384APWG4 is available at Aetrix Electronics and suitable for PCI interface design, memory interleaving architectures, and bus isolation circuits requiring stable component supply, long-term manufacturability, and TI-qualified production traceability.
Supply support for SN74CB3Q3384APWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability, high-performance ICs.
The SN74CB3Q3384APWG4 belongs to TI's CB3Q family of high-bandwidth FET bus switches, engineered specifically for broadband communications, networking infrastructure, and data-intensive computing systems demanding minimal propagation delay and rail-to-rail signal fidelity.
FAQ
What is the maximum operating frequency supported by SN74CB3Q3384APWG4?
The SN74CB3Q3384APWG4 supports a maximum OE switching frequency of 20 MHz, and its high-bandwidth data path is characterized up to 500 MHz. This makes SN74CB3Q3384APWG4 suitable for high-speed parallel bus applications such as PCI and memory addressing where signal integrity and timing alignment are critical across all 10 bits.
Does SN74CB3Q3384APWG4 support partial-power-down operation?
Yes, SN74CB3Q3384APWG4 includes Ioff circuitry that limits power-off leakage current to 1 µA maximum when VCC = 0 V. This feature ensures SN74CB3Q3384APWG4 safely isolates powered-down sections of a system, preventing back-current flow and enabling hot-swap capability in multi-rail environments without external protection components.
What is the ON-state resistance (ron) specification for SN74CB3Q3384APWG4 and how does it vary?
SN74CB3Q3384APWG4 has a typical ON-state resistance of 3 Ω, measured at VCC = 2.5 V and VCC = 3.3 V with IO = ±15 mA. The ron remains flat across input voltages from 0 V to 5 V due to its internal charge-pump gate drive-ensuring consistent signal attenuation and minimal timing skew across the full 0–5 V signaling range used in mixed-voltage systems.
Can SN74CB3Q3384APWG4 interface between 1.8 V and 3.3 V logic domains?
Yes, SN74CB3Q3384APWG4 supports 0–5.5 V I/O voltage levels regardless of VCC (2.3–3.6 V), making it fully compatible with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families. Its 5-V-tolerant I/Os allow SN74CB3Q3384APWG4 to route signals bidirectionally between disparate voltage domains without level-shifting circuitry or signal degradation.
What package type and thermal characteristics apply to SN74CB3Q3384APWG4?
SN74CB3Q3384APWG4 is packaged in a TSSOP-24 (PW) with 0.65 mm pitch, 7.9 mm × 4.5 mm footprint, and 1.2 mm max height. Its thermal impedance θJA is 88 °C/W, and it is rated for operation from –40 °C to +85 °C. The device uses NiPdAu lead finish and carries MSL Level-1 rating for unlimited floor life at 260 °C peak reflow.
SN74CB3Q3384APWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
SN74CB3Q3384APWG4 FAQ
1.How can I place an order for SN74CB3Q3384APWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3Q3384APWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3Q3384APWG4 reliable?
The price and inventory of SN74CB3Q3384APWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3384APWG4 is usually 5 days.
3.What payment methods are accepted for SN74CB3Q3384APWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3384APWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3Q3384APWG4?
SN74CB3Q3384APWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3Q3384APWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3Q3384APWG4?
For technical support, including SN74CB3Q3384APWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3384APWG4 requirements.
6.How does Aetrix verify that SN74CB3Q3384APWG4 is sourced from the original manufacturer or authorized distributors?
All SN74CB3Q3384APWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3384APWG4 meets industry standards.
7.What is the process for return or replacement of SN74CB3Q3384APWG4?
All SN74CB3Q3384APWG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3384APWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3Q3384APWG4 part is unused and in its original packaging.
Return procedure for SN74CB3Q3384APWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3Q3384APWG4 Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
