Texas Instruments SN74CB3Q3384DWR
- Part No.:
- SN74CB3Q3384DWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74CB3Q3384DWR.pdf
- Description:
- 10-BIT FET BUS SWITCH
- Quantity:
- Payment:

- Shipping:

Inventory:8,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3Q3384DWR from Texas Instruments is a 10-bit FET bus switch optimized for high-bandwidth signal routing in 2.5-V/3.3-V systems, featuring 3 Ω typical ON-state resistance, 500-MHz bandwidth support, and 5-V-tolerant I/Os with rail-to-rail switching - deployed in PCI interface isolation and memory interleaving applications.
For engineers reviewing the SN74CB3Q3384DWR datasheet, SN74CB3Q3384DWR pinout, SN74CB3Q3384DWR application, or SN74CB3Q3384DWR equivalent, key selection criteria include VCC operating range (2.3–3.6 V), Ioff partial-power-down capability, low 4-pF OFF-state I/O capacitance, and bidirectional 0- to 5-V signaling compatibility.
Technical Context
The SN74CB3Q3384DWR implements two independent 5-bit FET bus switches with separate 1OE and 2OE controls, enabling flexible configuration as either dual 5-bit or single 10-bit switch. Its charge-pump-enhanced gate drive ensures flat ron across input voltage (0–5 V) and supply (2.5 V/3.3 V) conditions.
It supports true bidirectional data flow with near-zero propagation delay (0.09–0.15 ns), 20-MHz maximum OE switching frequency, and robust isolation during power-down via Ioff circuitry that blocks backflow current when VCC = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - enables operation in both 2.5-V and 3.3-V logic domains without level shifters. |
| ron (Typ) | 3 Ω - minimizes voltage drop and signal distortion for high-speed digital/analog signals up to 500 MHz. |
| Cio(OFF) | 4 pF typ - reduces capacitive loading on buses, preserving signal integrity in dense PCB layouts. |
| Ioff Current | 1 µA max at VCC = 0 V - guarantees isolation and prevents damage during hot-insertion or partial power-down. |
| VI/O Range | 0 V to 5.5 V - supports mixed-voltage signaling (e.g., 3.3-V core interfacing to 5-V peripherals). |
| tpd | 0.09–0.15 ns - delivers near-instantaneous signal pass-through essential for timing-critical interconnects. |
| fOE Max | 20 MHz - allows rapid enable/disable control for dynamic bus gating in burst-mode protocols. |
Pinout & Package
SN74CB3Q3384DWR is packaged in a 24-pin TSSOP (PW) with 0.65-mm pitch, 7.9-mm × 4.5-mm body, and 1.2-mm max height - compatible with standard surface-mount assembly and IPC-7351 land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE | Independent output-enable inputs | Active-low controls for each 5-bit switch section; tie to VCC via pullup for power-up high-impedance safety. |
| 1A1–1A5, 2A1–2A5 | Input/output port A (side A) | Bidirectional data terminals; tolerate 0–5.5 V regardless of VCC state. |
| 1B1–1B5, 2B1–2B5 | Input/output port B (side B) | Matched bidirectional counterparts to A-side pins; identical voltage and current specs. |
| VCC | Positive supply | Power rail for internal charge pump and logic; must be stable between 2.3 V and 3.6 V. |
| GND | Ground reference | Common return path for all I/Os and internal circuitry; requires low-impedance PCB connection. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail switching | Supports 0–5-V signal translation with 3.3-V VCC - eliminates need for external level translators in mixed-voltage buses. |
| Charge-pump gate drive | Elevates pass-transistor gate voltage to ensure flat 3 Ω ron across full VI/O range - critical for amplitude-consistent high-frequency signals. |
| Ioff partial-power-down | Blocks reverse current flow when VCC = 0 V - enables safe live insertion and system-level power sequencing. |
| 5-V tolerant I/Os | Withstands 0–5.5-V inputs/outputs while powered or unpowered - protects downstream logic during brownout or hot-swap events. |
| Low 4-pF OFF-state capacitance | Minimizes crosstalk and reflection on adjacent traces - improves signal fidelity in high-density DDR or PCIe interconnects. |
Applications
| PCI Interface Isolation | Differential Signal Routing |
|---|---|
Use Scenario: Isolating legacy PCI slots from shared system address/data buses during hot-plug or fault conditions. IC Role / Device Role / Timing Role: Bidirectional 10-bit bus switch controlled by slot reset and enable signals to gate traffic selectively. Use Value: Prevents bus contention and maintains signal integrity using sub-0.15-ns propagation delay and 5-V tolerance. | Use Scenario: Routing complementary LVDS or RSDS pairs through shared backplane traces without skew or attenuation. IC Role / Device Role / Timing Role: Low-capacitance, matched-path FET switch enabling simultaneous switching of differential pairs. Use Value: 4-pF Cio(OFF) and 3-Ω ron preserve differential impedance and minimize jitter accumulation. |
| Memory Interleaving | Low-Distortion Signal Gating |
Use Scenario: Dynamically connecting alternate memory banks (e.g., SDRAM vs. Flash) to a common controller data bus. IC Role / Device Role / Timing Role: Dual 5-bit switch configured as one 10-bit path, enabled per bank select logic. Use Value: Flat ron ensures consistent access timing across voltage levels; Ioff prevents leakage during bank disable. | Use Scenario: Enabling/disabling analog sensor outputs (e.g., audio line-level, video sync) in response to system sleep states. IC Role / Device Role / Timing Role: Analog-capable FET switch providing zero-crossing mute with no DC offset or pop noise. Use Value: Rail-to-rail 0–5-V support and near-zero propagation delay eliminate signal clipping or timing artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CB3Q3244PWR | 8-bit configuration (two 4-bit sections); same ron, Cio(OFF), and VCC range. | Suitable for narrower data paths; lacks two I/O pins versus SN74CB3Q3384DWR's 10-bit layout. | Select when board space or pin count constraints favor 8-bit granularity over 10-bit. |
| SN74CBT3384PWR | Legacy CB3T family; higher ron (5 Ω typ), no charge pump, lower bandwidth (300 MHz). | Acceptable for cost-sensitive, non-critical timing applications where 500-MHz headroom is unnecessary. | Choose only if SN74CB3Q3384DWR's enhanced bandwidth and flat ron are not required. |
Compared with SN74CB3Q3384DWR, SN74CB3Q3244PWR offers reduced channel count but identical performance per bit, while SN74CBT3384PWR trades bandwidth and ron flatness for legacy compatibility and lower unit cost - neither is pin-compatible, requiring PCB redesign.
Availability
SN74CB3Q3384DWR is available at Aetrix Electronics and suitable for PCI interface isolation, memory interleaving, and low-distortion signal gating requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SN74CB3Q3384DWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, precision, and power efficiency.
The SN74CB3Q3384DWR belongs to TI's CB3Q high-bandwidth FET bus switch product line, engineered for low-latency, low-distortion signal routing in broadband communications, networking infrastructure, and data-intensive computing systems.
FAQ
What is the maximum operating frequency supported by the SN74CB3Q3384DWR?
The SN74CB3Q3384DWR supports up to 500 MHz bandwidth on its data path, verified under typical conditions with 3.3-V VCC and matched 50-Ω loads. This high-frequency capability stems from its low 3-Ω ron and 4-pF Cio(OFF), making SN74CB3Q3384DWR suitable for PCI Express Gen 1 and DDR2 memory clock distribution where signal integrity is critical.
Does the SN74CB3Q3384DWR support partial power-down operation?
Yes, the SN74CB3Q3384DWR includes Ioff circuitry that limits reverse current to 1 µA maximum when VCC = 0 V, enabling safe partial-power-down operation. This feature ensures SN74CB3Q3384DWR remains isolated and non-disruptive to other powered sections of the system - essential for hot-swap and modular power architecture designs.
Can the SN74CB3Q3384DWR interface between 3.3-V and 5-V logic domains?
Yes, the SN74CB3Q3384DWR supports 0–5.5-V signaling on all I/O ports regardless of VCC state (2.3–3.6 V), enabling seamless 3.3-V-to-5-V translation without external level shifters. This 5-V tolerance applies whether SN74CB3Q3384DWR is powered or unpowered, protecting downstream components during brownout scenarios.
What is the typical ON-state resistance of the SN74CB3Q3384DWR and how does it vary?
The SN74CB3Q3384DWR has a typical ON-state resistance (ron) of 3 Ω, measured at VCC = 3.3 V, VI/O = 0 V, and IO = ±30 mA. Crucially, ron remains flat across the full 0–5-V input range due to its integrated charge pump - ensuring consistent signal amplitude and minimal distortion for SN74CB3Q3384DWR in high-speed analog or digital applications.
Is the SN74CB3Q3384DWR pin-compatible with earlier TI bus switches like the SN74CBT3384?
No, the SN74CB3Q3384DWR is not pin-compatible with SN74CBT3384 despite sharing the same 24-pin TSSOP package and functional block diagram. Differences in internal charge-pump circuitry and optimized I/O structure require validation of layout and timing margins; SN74CB3Q3384DWR must be treated as a distinct design-in component rather than a drop-in replacement.
SN74CB3Q3384DWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- FET Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74CB3Q3384DWR FAQ
1.How can I place an order for SN74CB3Q3384DWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3Q3384DWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3Q3384DWR reliable?
The price and inventory of SN74CB3Q3384DWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3Q3384DWR is usually 5 days.
3.What payment methods are accepted for SN74CB3Q3384DWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3Q3384DWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3Q3384DWR?
SN74CB3Q3384DWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3Q3384DWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3Q3384DWR?
For technical support, including SN74CB3Q3384DWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3Q3384DWR requirements.
6.How does Aetrix verify that SN74CB3Q3384DWR is sourced from the original manufacturer or authorized distributors?
All SN74CB3Q3384DWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3Q3384DWR meets industry standards.
7.What is the process for return or replacement of SN74CB3Q3384DWR?
All SN74CB3Q3384DWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3Q3384DWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3Q3384DWR part is unused and in its original packaging.
Return procedure for SN74CB3Q3384DWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3Q3384DWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
