Texas Instruments SN74CB3T3125PW
- Part No.:
- SN74CB3T3125PW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CB3T3125PW.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3T3125PW from Texas Instruments is a quadruple FET bus switch IC enabling bidirectional 5-V-tolerant level translation between mixed-voltage domains (e.g., 5-V ↔ 3.3-V or 5-V/3.3-V ↔ 2.5-V), with 5 Ω typical ON-state resistance, 4.5 pF typical OFF-state I/O capacitance, and 20 μA maximum supply current - deployed in USB interface isolation and low-power portable equipment.
For engineers reviewing the SN74CB3T3125PW datasheet, SN74CB3T3125PW pinout, SN74CB3T3125PW application, or SN74CB3T3125PW equivalent, key selection criteria include VCC operating range (2.3 V to 3.6 V), Ioff partial-power-down support, 5-V-tolerant I/Os with device powered up or down, and guaranteed near-zero propagation delay (0.15 ns typical).
Technical Context
The SN74CB3T3125PW implements four independent 1-bit bidirectional FET switches, each controlled by an active-low enable (1OE–4OE). Its voltage-translation behavior tracks VCC, enabling output levels to follow the supply rail regardless of input voltage up to 5.5 V.
Each switch supports mixed-mode signaling across 0 V to 5 V (including 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels) and features undershoot clamp diodes on all data and control inputs. The Ioff specification ensures backflow current blocking during partial power-down, providing isolation when VCC = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - defines valid supply window for level-shifting operation and ON-resistance stability |
| ron (Typical) | 5 Ω at VCC = 2.5 V - enables minimal voltage drop and signal integrity for ≤128 mA channel current |
| Cio(OFF) (Typical) | 4.5 pF - reduces capacitive loading on driven buses, critical for high-speed signal integrity |
| Propagation Delay (tpd) | 0.15 ns (VCC = 2.5 V) - supports GHz-range digital timing without added latency |
| Ioff (Max) | 10 μA at VCC = 0 V - guarantees safe hot-insertion and system-level power sequencing |
| ESD Rating (HBM) | ±2000 V - meets Class II robustness for handling and board assembly without external protection |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial ambient environments without derating |
Pinout & Package
TSSOP-14 (PW) package: 5.00 mm × 4.40 mm body, 0.65 mm lead pitch, surface-mount, moisture-sensitive Level-1 (260 °C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Active-low enable inputs | Control individual switch ON/OFF state; OE = low connects A↔B, OE = high isolates ports |
| 1A–4A, 1B–4B | Bidirectional data terminals | Pass signals in either direction with no direction control; voltage translation follows VCC |
| VCC | Supply voltage pin | Sets output voltage reference and ON-resistance; must be stable within 2.3 V–3.6 V |
| GND | Ground reference | Common return path for all internal circuitry and I/O clamp diodes |
Key Features
| Feature | Design Value |
|---|---|
| 5-V-tolerant I/Os | Supports 0–5.5 V input voltages regardless of VCC state (powered up/down), eliminating external level shifters |
| Output voltage translation | VO ≈ VCC regardless of VI (up to 5.5 V), enabling seamless interfacing between 5-V, 3.3-V, and 2.5-V logic families |
| Ioff partial-power-down | Blocks reverse current flow when VCC = 0 V, allowing safe insertion into live backplanes or hot-swap systems |
| Bidirectional zero-delay switching | No internal buffers or direction pins - signal passes through with RC-limited delay (<0.25 ns), preserving edge fidelity |
| Low dynamic loading | 4.5 pF OFF-state I/O capacitance minimizes bus loading and crosstalk in dense routing environments |
Applications
| USB Interface Isolation | Multi-Voltage Bus Translation |
|---|---|
|
Use Scenario: Isolating 5-V USB host controller signals from 3.3-V peripheral logic while maintaining plug-and-play compatibility. IC Role / Device Role / Timing Role: Bidirectional FET switch acting as a passive, zero-latency bridge between voltage domains with no protocol awareness. Use Value: Eliminates need for active translators or pull-up networks; preserves USB signal rise/fall times due to sub-0.25 ns tpd and 5 Ω ron. |
Use Scenario: Interfacing legacy 5-V TTL logic with modern 2.5-V or 3.3-V microcontrollers in industrial control backplanes. IC Role / Device Role / Timing Role: Voltage-tracking bus switch enabling mixed-signaling without level-shifter ICs or resistor networks. Use Value: Reduces BOM count and layout area; supports 0–5 V signaling levels including 1.8 V and 0.8 V with same VCC setting. |
| Low-Power Portable Equipment | Hot-Swappable Module Interface |
|
Use Scenario: Power-gated subsystems in battery-powered handheld devices requiring selective bus enable/disable without leakage. IC Role / Device Role / Timing Role: Low-Icc (20 μA max) bus gate enabling sleep-mode isolation of sensors or displays. Use Value: Ioff prevents backfeed during VCC ramp-down; 4.5 pF Cio(OFF) extends battery life by minimizing dynamic switching current. |
Use Scenario: Inserting/removing daughter cards in field-replaceable modules where main board remains powered. IC Role / Device Role / Timing Role: Hot-swap isolation element protecting upstream logic from transient faults during card insertion. Use Value: 5-V-tolerant I/Os survive floating inputs pre-connection; Ioff blocks damaging currents during partial power states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3125PW | Higher ron (7 Ω typ), no Ioff support, 4.5 V max VCC, no 5-V tolerance on I/Os | Limited to single-supply 3.3-V systems; unsuitable for hot-swap or mixed-voltage isolation | Select only if cost sensitivity outweighs 5-V tolerance and partial-power-down requirements |
| SN74LVC1G3157DBVR | Single-channel, 5-V tolerant, but no VCC-tracking output translation; ron = 6 Ω, Cio(OFF) = 5.5 pF | Requires per-channel enable logic; lacks quad integration and simultaneous multi-rail translation capability | Use when space-constrained designs need only one switch and accept reduced feature set |
Compared with SN74CB3T3125PW, SN74CBT3125PW lacks Ioff and 5-V I/O tolerance - limiting use in hot-swap or mixed-rail systems - while SN74LVC1G3157DBVR offers only single-channel operation and no VCC-tracked output voltage, reducing integration density and translation flexibility.
Availability
SN74CB3T3125PW is available at Aetrix Electronics and suitable for USB interface isolation, multi-voltage bus translation, and low-power portable equipment requiring stable component supply across industrial temperature ranges.
Supply support for SN74CB3T3125PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of expertise in precision logic and interface ICs.
The SN74CB3T3125PW belongs to TI's CB3T family of low-voltage FET bus switches, engineered specifically for high-speed, low-latency, mixed-voltage domain bridging in portable, industrial, and communications equipment.
FAQ
What is the maximum input voltage allowed on SN74CB3T3125PW I/O pins?
The SN74CB3T3125PW supports input voltages from 0 V to 5.5 V on all data I/O pins (1A–4A, 1B–4B), regardless of VCC state - including when powered down. This 5-V tolerance is specified under absolute maximum ratings and validated per JEDEC JESD78, enabling direct connection to 5-V buses without external clamping.
Does SN74CB3T3125PW support true bidirectional signal flow without direction control?
Yes, SN74CB3T3125PW provides fully bidirectional signal flow between A and B ports with no direction pin or internal buffering. When enabled (OE low), signals pass in either direction with identical electrical characteristics - ron, Cio, and tpd are symmetric - making it ideal for data buses and clock distribution where polarity independence is required.
How does the Ioff feature function in SN74CB3T3125PW during partial power-down?
In SN74CB3T3125PW, Ioff limits current to ≤10 μA when VCC = 0 V and any I/O is biased to 0–5.5 V. This prevents damaging backflow through the FET channel during hot-swap events or system-level power sequencing, ensuring isolation even when upstream logic remains active while the switch is unpowered.
Can SN74CB3T3125PW translate 5-V inputs to 2.5-V outputs using a 2.5-V VCC supply?
Yes - with VCC = 2.5 V, SN74CB3T3125PW translates 5-V inputs to ~2.5-V outputs, supporting mixed-mode operation across 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V signaling levels. Output voltage tracks VCC, not input, enabling deterministic level shifting without external resistors or regulators.
What is the recommended bypass capacitor for SN74CB3T3125PW VCC pin?
A 0.1-μF ceramic capacitor placed as close as possible to the VCC pin (Pin 14) and GND (Pin 7) is recommended for SN74CB3T3125PW. This minimizes supply noise and transient voltage droop during fast switching transitions, ensuring stable ron and consistent VOH/VOL performance across temperature and load conditions.
SN74CB3T3125PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74CB3T3125PW FAQ
1.How can I place an order for SN74CB3T3125PW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3T3125PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3T3125PW reliable?
The price and inventory of SN74CB3T3125PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3T3125PW is usually 5 days.
3.What payment methods are accepted for SN74CB3T3125PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3T3125PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3T3125PW?
SN74CB3T3125PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3T3125PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3T3125PW?
For technical support, including SN74CB3T3125PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3T3125PW requirements.
6.How does Aetrix verify that SN74CB3T3125PW is sourced from the original manufacturer or authorized distributors?
All SN74CB3T3125PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3T3125PW meets industry standards.
7.What is the process for return or replacement of SN74CB3T3125PW?
All SN74CB3T3125PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3T3125PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3T3125PW part is unused and in its original packaging.
Return procedure for SN74CB3T3125PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3T3125PW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
