Texas Instruments SN74CB3T3384DW
- Part No.:
- SN74CB3T3384DW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SN74CB3T3384DW.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CB3T3384DW from Texas Instruments is a 24-pin SOIC-packaged 10-bit FET bus switch with bidirectional signal flow, 5 Ω typical ON-state resistance, 0.25 ns max propagation delay at 3.3 V, and mixed-mode voltage translation supporting 0–5 V I/O levels across 2.3–3.6 V VCC. It enables level-shifting between 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS in memory interleaving and bus isolation systems.
For engineers reviewing the SN74CB3T3384DW datasheet, SN74CB3T3384DW pinout, SN74CB3T3384DW application, or SN74CB3T3384DW equivalent, key selection criteria include its dual 5-bit enable-controlled switching architecture, Ioff partial-power-down protection, 5 pF OFF-state I/O capacitance, and compatibility with TTL/CMOS control inputs driving 2.5–5 V logic levels.
Technical Context
The SN74CB3T3384DW implements two independent 5-bit FET bus switches, each controlled by dedicated OE pins (1OE, 2OE), enabling either dual 5-bit or single 10-bit operation. Its voltage-translation behavior tracks VCC, delivering output levels ≈VCC − 1 V when VIH ≥ VCC − 1 V and ≤ 5.5 V.
Each switch uses low-threshold FETs with gate drive derived internally from VCC and input signals, achieving near-zero propagation delay and supporting undervoltage operation down to 0 V on I/O ports. The device incorporates undershoot clamp diodes on all data and control inputs and meets JESD 17 latch-up immunity (>250 mA) and JESD 22 ESD ratings (2000-V HBM, 1000-V CDM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - defines valid supply window for guaranteed mixed-mode translation and Ioff functionality |
| ron (Typ) | 5 Ω - ensures minimal voltage drop and signal distortion during bidirectional data transfer at up to ±128 mA |
| tpd (Max) | 0.25 ns at 3.3 V - enables high-speed bus switching without timing budget impact in DDR or parallel interface designs |
| Cio(OFF) (Typ) | 5 pF - reduces capacitive loading on driven buses, preserving signal integrity and minimizing crosstalk |
| Ioff (Max) | 10 µA at VCC = 0 V - prevents backflow current during partial power-down, protecting upstream/downstream circuitry |
| VI/O Range | 0 V to 5.5 V - supports interoperability across legacy 5-V, modern 3.3-V/2.5-V, and sub-1.8-V logic families |
| ICC (Max) | 40 µA - enables integration into battery-powered portable equipment without significant quiescent power penalty |
Pinout & Package
SN74CB3T3384DW is housed in a 24-pin SOIC (DW) package, 7.5 mm × 15.4 mm body size, 1.27 mm lead pitch, with gull-wing leads and RoHS-compliant NiPdAu finish. MSL Level-1 (unlimited floor life) and 260°C peak reflow rating support standard SMT assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE | Output-enable control inputs | Active-low enables respective 5-bit switch banks; must be pulled to VCC via resistor during power-up for guaranteed high-Z state |
| 1A1–1A5, 2A1–2A5 | Switch bank A-side I/O terminals | Bidirectional data ports connected to B-side when OE is low; tolerate 0–5.5 V regardless of VCC state |
| 1B1–1B5, 2B1–2B5 | Switch bank B-side I/O terminals | Electrically identical to A-side; voltage translation occurs dynamically based on VCC and input level |
| GND, VCC | Power supply terminals | Single-supply operation only; VCC powers internal control logic and defines translation reference; GND is common return |
Key Features
| Feature | Design Value |
|---|---|
| Mixed-mode voltage translation | Tracks VCC to translate 5-V/3.3-V/2.5-V inputs to VCC−1 V outputs-enables seamless interconnection of heterogeneous logic families |
| Ioff partial-power-down protection | Blocks current backflow when VCC = 0 V, allowing safe hot-insertion and system-level power sequencing without external isolation |
| 5 pF OFF-state I/O capacitance | Minimizes bus loading during disable, critical for maintaining signal rise/fall times in high-speed parallel interfaces |
| Undershoot clamp diodes | Integrated clamps on all I/O and control pins limit negative transients to −1.2 V, eliminating need for external protection in noisy environments |
| TTL/CMOS-compatible control inputs | Accepts 0.7–5.5 V logic thresholds-directly drivable by legacy 5-V TTL, 3.3-V LVTTL, or 2.5-V CMOS outputs without level shifters |
Applications
| Memory Interleaving | Bus Isolation |
|---|---|
|
Use Scenario: Separating two memory banks operating at different voltage domains (e.g., 3.3-V SDRAM and 2.5-V flash) on a shared data bus. IC Role / Device Role / Timing Role: Bidirectional voltage-translating bus switch enabling simultaneous access while preventing cross-domain leakage and timing skew. Use Value: Eliminates need for discrete level shifters and buffers; 0.25 ns tpd preserves setup/hold margins in high-frequency memory cycles. |
Use Scenario: Isolating a microcontroller's peripheral bus from an external expansion connector during sleep mode. IC Role / Device Role / Timing Role: High-impedance gate controlled by MCU GPIO, blocking signal coupling and reducing standby current via Ioff. Use Value: Achieves <10 µA isolation leakage at VCC = 0 V, extending battery life in portable instrumentation without firmware complexity. |
| Legacy Interface Bridging | Low-Power Portable Logic |
|
Use Scenario: Connecting a 5-V UART controller to a 3.3-V Bluetooth module in industrial gateway hardware. IC Role / Device Role / Timing Role: Voltage-translating bus switch providing bidirectional RS-232/TTL-level compatibility without direction-control lines. Use Value: Supports 0–5.5 V signaling on both sides and tolerates 5-V inputs while powered from 3.3 V-no external biasing required. |
Use Scenario: Signal routing in handheld medical sensor hubs where PCB space and battery drain are constrained. IC Role / Device Role / Timing Role: Low-capacitance, low-Icc bus switch managing sensor data paths between mixed-voltage analog front-ends and digital processors. Use Value: 5 pF Cio(OFF) and 40 µA ICC reduce trace parasitics and quiescent load-critical for >100-hour battery runtime targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384CDW | Higher ron (8 Ω typ), no Ioff, 4.5–5.5 V VCC only - lacks partial-power-down and mixed-voltage flexibility | Restricted to 5-V-only systems; unsuitable for battery-powered or multi-rail designs requiring VCC < 3.6 V | Select only if operating exclusively at 5 V and cost sensitivity outweighs power/isolation requirements |
| SN74LVC1G3157DCKR | Single-pole double-throw (SPDT) analog switch, 10 Ω ron, 3.6 V max VCC - not a 10-bit bus switch; no OE grouping or translation | Supports only point-to-point signal routing, not parallel bus management; requires separate control per channel | Use only for low-channel-count analog/digital multiplexing-not as a drop-in replacement for 10-bit bus isolation |
Compared with SN74CB3T3384DW, SN74CBTD3384CDW offers higher speed at 5 V but sacrifices voltage flexibility and Ioff safety, while SN74LVC1G3157DCKR provides compact analog switching but cannot replicate the dual-bank, translation-aware, high-density bus control of the SN74CB3T3384DW.
Availability
SN74CB3T3384DW is available at Aetrix Electronics and suitable for memory interleaving, bus isolation, legacy interface bridging, and low-power portable logic applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for SN74CB3T3384DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability logic and interface solutions.
The SN74CB3T3384DW belongs to TI's CB3T family of FET bus switches, engineered specifically for voltage-translation-critical applications in mixed-signal systems, industrial controllers, and portable electronics where power sequencing and logic-level interoperability are essential.
FAQ
What voltage levels can the SN74CB3T3384DW translate between?
The SN74CB3T3384DW supports bidirectional voltage translation across 0 V to 5.5 V on all I/O ports, with output levels tracking VCC (≈VCC − 1 V) when input exceeds VCC − 1 V. It operates with VCC from 2.3 V to 3.6 V, enabling translation from 5-V TTL to 3.3-V LVTTL, 3.3-V to 2.5-V CMOS, or user-defined intermediate levels like 1.8 V or 1.5 V-provided VCC is within spec and input thresholds are met. This makes SN74CB3T3384DW ideal for heterogeneous logic domain interfacing without external bias networks.
Does the SN74CB3T3384DW support partial-power-down operation?
Yes, the SN74CB3T3384DW features Ioff circuitry that limits power-off leakage to 10 µA maximum when VCC = 0 V, preventing damaging current backflow through the switch. This allows safe insertion or removal of modules while other system rails remain active. During partial-power-down, all I/O ports enter high-impedance isolation, and the device maintains this state without external components-making SN74CB3T3384DW suitable for hot-swap architectures and battery-backed subsystems where rail sequencing is uncontrolled.
How does the SN74CB3T3384DW handle control input voltage levels?
The SN74CB3T3384DW accepts TTL- and CMOS-compatible control inputs: VIH thresholds range from 1.7 V (at VCC = 2.3–2.7 V) to 2.0 V (at VCC = 2.7–3.6 V), and VIL stays ≤ 0.8 V across the full VCC range. Inputs tolerate up to 5.5 V regardless of VCC, allowing direct connection to 5-V microcontrollers or FPGAs without level-shifting circuitry. This robustness simplifies design integration and ensures reliable OE activation in mixed-voltage systems using SN74CB3T3384DW.
What is the thermal performance of the SN74CB3T3384DW in its SOIC (DW) package?
The SN74CB3T3384DW in the DW package has a junction-to-ambient thermal resistance (θJA) of 46°C/W under standard JEDEC test conditions. With a maximum ICC of 40 µA and typical ron of 5 Ω, self-heating is negligible (<0.1°C rise) under normal operation. The package is rated for −40°C to +85°C ambient operation and carries MSL Level-1 (unlimited floor life), supporting reflow profiles up to 260°C peak. This thermal profile confirms SN74CB3T3384DW suitability for compact, sealed enclosures and thermally constrained industrial PCB layouts.
Can the SN74CB3T3384DW be used as a 10-bit switch or only as two 5-bit switches?
The SN74CB3T3384DW is architecturally configurable: it contains two independent 5-bit switch banks (1A/1B and 2A/2B), each with its own OE pin (1OE, 2OE). When both OE pins are asserted low, the device functions as a unified 10-bit bidirectional bus switch. Alternatively, OE pins can be driven separately to isolate or route subsets of signals-for example, using one bank for address lines and the other for data lines. This dual-mode capability makes SN74CB3T3384DW adaptable to diverse routing topologies without redesigning the PCB layout.
SN74CB3T3384DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CB
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
SN74CB3T3384DW FAQ
1.How can I place an order for SN74CB3T3384DW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CB3T3384DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CB3T3384DW reliable?
The price and inventory of SN74CB3T3384DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3T3384DW is usually 5 days.
3.What payment methods are accepted for SN74CB3T3384DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3T3384DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CB3T3384DW?
SN74CB3T3384DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CB3T3384DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CB3T3384DW?
For technical support, including SN74CB3T3384DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3T3384DW requirements.
6.How does Aetrix verify that SN74CB3T3384DW is sourced from the original manufacturer or authorized distributors?
All SN74CB3T3384DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3T3384DW meets industry standards.
7.What is the process for return or replacement of SN74CB3T3384DW?
All SN74CB3T3384DW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3T3384DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CB3T3384DW part is unused and in its original packaging.
Return procedure for SN74CB3T3384DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CB3T3384DW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
