Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CB3T3384PWG4

Name: SN74CB3T3384PWG4
Brand: Texas Instruments
SKU: SN74CB3T3384PWG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CB3T3384PWG4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74CB3T3384PWG4.pdf

Description:: IC BUS SWITCH 5 X 1:1 24TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,099

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CB3T3384PWG4 from Texas Instruments is a 10-bit, 5-V/3.3-V bidirectional bus switch with 5-Ω on-state resistance, TTL-compatible control inputs, and integrated level-shifting diodes enabling 5-V-to-3.3-V signal translation. It operates across −40°C to 85°C and is used in mixed-voltage memory and data bus interfaces.

For engineers reviewing the SN74CB3T3384PWG4 datasheet, SN74CB3T3384PWG4 pinout, SN74CB3T3384PWG4 application, or SN74CB3T3384PWG4 equivalent, key selection criteria include on-resistance (5 Ω), propagation delay (0.25 ns), supply voltage range (4.5–5.5 V), dual OE control, and TSSOP-24 package compatibility with high-density PCB layouts.

Technical Context

The SN74CB3T3384PWG4 implements two independent 5-bit bidirectional switches, each controlled by a dedicated output-enable (OE) input. When OE is low, the A–B path conducts with minimal RC delay due to 5-Ω r_on; when OE is high, both ports enter high-impedance state.

Its internal V_CC-clamp diode enables level shifting from 5-V inputs to 3.3-V outputs without external components. The device supports fast edge rates and maintains signal integrity under CL = 50 pF load conditions, with t_pd = 0.25 ns and t_dis ≤ 5.3 ns at 25°C.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance	5 Ω typical - ensures minimal voltage drop and signal attenuation during switching.
Propagation delay	0.25 ns - enables high-speed data transfer without adding timing budget overhead.
Supply voltage	4.5 V to 5.5 V - compatible with standard 5-V logic rails and tolerant of ripple.
Control input levels	TTL-compatible (V_IL ≤ 0.8 V, V_IH ≥ 2 V) - interoperable with legacy 5-V microcontrollers and FPGAs.
Operating temperature	−40°C to +85°C - suitable for industrial-grade embedded systems and communications equipment.
Channel current	128 mA continuous - supports robust drive capability for multiple loads or stubs.
Input capacitance	3 pF per control input - minimizes loading on upstream drivers and preserves rise/fall times.

Pinout & Package

TSSOP-24 (PW) package: 0.65 mm pitch, 7.8 mm × 4.4 mm body, 1.2 mm max height, lead-free (NIPDAU), MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE	Output-enable control inputs	Active-low enables respective 5-bit switch banks; tied to GND for always-on operation.
1A1–1A5, 2A1–2A5	Port A terminals	5-V logic side of bidirectional switch; connect to 5-V source or driver.
1B1–1B5, 2B1–2B5	Port B terminals	3.3-V logic side; output voltage clamped by internal V_CC diode for level shifting.
V_CC	Power supply	5-V rail only; powers internal clamp diodes and switch logic; not 3.3-V tolerant.
GND	Ground reference	Common return for both voltage domains; critical for noise immunity and level-shift accuracy.

Key Features

Feature	Design Value
Integrated level-shifting diode	Enables direct 5-V-to-3.3-V translation without external components or resistors.
Dual independent OE controls	Allows selective enable/disable of each 5-bit bank for flexible bus partitioning and power gating.
Low 5-Ω on-resistance	Maintains signal integrity and reduces insertion loss in high-speed parallel buses.
0.25 ns propagation delay	Preserves timing margins in DDR, address/data multiplexing, and FPGA I/O expansion paths.
TTL-compatible inputs	Eliminates need for level translators on OE lines when driven by legacy 5-V logic.

Applications

Memory Interface Translation	FPGA I/O Expansion
Use Scenario: Interfacing a 5-V microcontroller's address/data bus to a 3.3-V SRAM or Flash memory array. IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch managing data flow direction and voltage domain isolation. Use Value: Eliminates discrete resistor-divider networks while maintaining sub-nanosecond timing alignment between read/write cycles.	Use Scenario: Extending FPGA GPIO count by connecting additional peripheral ICs operating at 3.3-V logic levels. IC Role / Device Role / Timing Role: High-speed, low-latency signal routing element enabling synchronous peripheral access without clock skew. Use Value: Provides deterministic 0.25 ns propagation delay and 5-Ω r_on, preserving setup/hold timing for 100+ MHz peripheral clocks.
Legacy System Bus Bridging	Industrial Controller Backplane
Use Scenario: Connecting modern 3.3-V ASICs to legacy 5-V ISA or PCI-X backplane segments. IC Role / Device Role / Timing Role: Voltage-domain translator and bus isolator with independent OE control per 5-bit lane. Use Value: Enables hot-swap-safe isolation and prevents latch-up between mismatched supply domains using only one IC.	Use Scenario: Signal routing between 5-V PLC I/O modules and 3.3-V communication processors in modular automation racks. IC Role / Device Role / Timing Role: Robust, industrial-temperature-rated bus switch supporting 128 mA per channel and ESD-tolerant operation. Use Value: Delivers reliable operation over −40°C to +85°C with no derating, meeting IEC 61000-4-2 Level 4 ESD immunity requirements.

Memory Interface Translation

FPGA I/O Expansion

Use Scenario: Interfacing a 5-V microcontroller's address/data bus to a 3.3-V SRAM or Flash memory array.

IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch managing data flow direction and voltage domain isolation.

Use Value: Eliminates discrete resistor-divider networks while maintaining sub-nanosecond timing alignment between read/write cycles.

Use Scenario: Extending FPGA GPIO count by connecting additional peripheral ICs operating at 3.3-V logic levels.

IC Role / Device Role / Timing Role: High-speed, low-latency signal routing element enabling synchronous peripheral access without clock skew.

Use Value: Provides deterministic 0.25 ns propagation delay and 5-Ω r_on, preserving setup/hold timing for 100+ MHz peripheral clocks.

Legacy System Bus Bridging

Industrial Controller Backplane

Use Scenario: Connecting modern 3.3-V ASICs to legacy 5-V ISA or PCI-X backplane segments.

IC Role / Device Role / Timing Role: Voltage-domain translator and bus isolator with independent OE control per 5-bit lane.

Use Value: Enables hot-swap-safe isolation and prevents latch-up between mismatched supply domains using only one IC.

Use Scenario: Signal routing between 5-V PLC I/O modules and 3.3-V communication processors in modular automation racks.

IC Role / Device Role / Timing Role: Robust, industrial-temperature-rated bus switch supporting 128 mA per channel and ESD-tolerant operation.

Use Value: Delivers reliable operation over −40°C to +85°C with no derating, meeting IEC 61000-4-2 Level 4 ESD immunity requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bidirectional bus switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD3384PW	Same pinout and function but lacks integrated level-shifting diode; requires external biasing for 5-V-to-3.3-V translation.	Not suitable for direct level shifting; limited to same-voltage-domain switching unless modified.	Select only if external level-shifting circuitry is already present and cost optimization is prioritized.
TS3A27518EIPWR	8-channel analog switch with 0.75-Ω r_on, 3.3-V-only supply, and no V_CC clamp diode; supports 1.8–3.6-V operation.	Cannot interface 5-V signals directly; requires pre-level-shifted inputs and is not TTL-compatible.	Prefer for low-r_on analog or low-voltage digital switching where 5-V tolerance is unnecessary.

Compared with SN74CBTD3384PW and TS3A27518EIPWR, the SN74CB3T3384PWG4 uniquely integrates 5-V-to-3.3-V level shifting within a TTL-compatible, 10-bit, dual-OE architecture-enabling drop-in replacement in legacy 5-V systems upgrading to 3.3-V peripherals without redesigning signal conditioning.

Availability

SN74CB3T3384PWG4 is available at Aetrix Electronics and suitable for memory interface translation, FPGA I/O expansion, and industrial controller backplane applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SN74CB3T3384PWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in industrial, automotive, and communications markets.

The SN74CB3T3384PWG4 belongs to TI's CB3T family of high-speed bus switches, designed specifically for voltage-domain bridging in mixed-supply digital systems where low-latency, bidirectional signal routing and integrated level shifting are essential.

FAQ

What is the maximum continuous current rating per channel for the SN74CB3T3384PWG4?

The SN74CB3T3384PWG4 supports up to 128 mA continuous channel current per switch path. This rating ensures reliable operation when driving moderate capacitive loads or multiple downstream inputs without thermal derating across its full −40°C to +85°C operating range. Exceeding this current may trigger thermal shutdown or degrade r_on stability in the SN74CB3T3384PWG4.

Does the SN74CB3T3384PWG4 support true bidirectional signal flow without direction control pins?

Yes, the SN74CB3T3384PWG4 supports fully bidirectional signal flow on all 10 channels without dedicated direction pins. Its CMOS transmission-gate architecture allows data to pass equally well from Port A to Port B or Port B to Port A when the corresponding OE is low. This eliminates timing-critical direction-control logic and simplifies PCB routing in the SN74CB3T3384PWG4 implementation.

Can the SN74CB3T3384PWG4 be used to translate 3.3-V signals to 5-V levels?

No, the SN74CB3T3384PWG4 is optimized for 5-V-to-3.3-V level shifting only, via its internal V_CC-clamp diode. Driving 3.3-V signals into Port B and expecting 5-V outputs at Port A is not supported-the device does not boost voltage or provide active pull-up to V_CC. For reverse translation, an external buffer or dedicated level shifter is required alongside the SN74CB3T3384PWG4.

What is the recommended PCB layout practice for minimizing noise on the SN74CB3T3384PWG4 power pins?

Place a 0.1 µF ceramic decoupling capacitor between V_CC and GND as close as possible to pins 12 and 24 of the SN74CB3T3384PWG4, with short, wide traces and direct connection to solid ground plane. Avoid sharing this capacitor with other ICs. Use separate ground vias for analog and digital sections if mixed-signal routing is present near the SN74CB3T3384PWG4.

Is the SN74CB3T3384PWG4 RoHS compliant and lead-free?

Yes, the SN74CB3T3384PWG4 is RoHS compliant and features lead-free (NIPDAU) terminations. It meets JEDEC MSL Level-1 moisture sensitivity classification and is qualified for standard reflow profiles up to 260°C peak. Full compliance documentation-including material declarations and test reports-is available through Texas Instruments' official product page for the SN74CB3T3384PWG4.

SN74CB3T3384PWG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CB

Package/Case:: 24-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Type:: Bus Switch

Circuit:: 5 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TSSOP

SN74CB3T3384PWG4 FAQ

1.How can I place an order for SN74CB3T3384PWG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CB3T3384PWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CB3T3384PWG4 reliable?

The price and inventory of SN74CB3T3384PWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CB3T3384PWG4 is usually 5 days.

3.What payment methods are accepted for SN74CB3T3384PWG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CB3T3384PWG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CB3T3384PWG4?

SN74CB3T3384PWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CB3T3384PWG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CB3T3384PWG4?

For technical support, including SN74CB3T3384PWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CB3T3384PWG4 requirements.

6.How does Aetrix verify that SN74CB3T3384PWG4 is sourced from the original manufacturer or authorized distributors?

All SN74CB3T3384PWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CB3T3384PWG4 meets industry standards.

7.What is the process for return or replacement of SN74CB3T3384PWG4?

All SN74CB3T3384PWG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74CB3T3384PWG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CB3T3384PWG4 part is unused and in its original packaging.

Return procedure for SN74CB3T3384PWG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…