Texas Instruments SN74CBT16390DGGR
- Part No.:
- SN74CBT16390DGGR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
SN74CBT16390DGGR.pdf
- Description:
- IC MUX/DEMUX 16 X 1:2 56TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,036
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT16390DGGR from Texas Instruments is a 16-bit to 32-bit FET bus switch used for multiplexing/demultiplexing data paths in memory interleaving and PCI bus slot isolation. It features 5-Ω on-state resistance, TTL-compatible inputs, dual independent output enables (OE1/OE2), and operates from 4.5 V to 5.5 V over –40°C to 85°C.
For engineers reviewing the SN74CBT16390DGGR datasheet, SN74CBT16390DGGR pinout, SN74CBT16390DGGR application, or SN74CBT16390DGGR equivalent, key selection factors include its bidirectional 16:32 switching architecture, sub-1 ns propagation delay, latch-up immunity (>250 mA), ESD robustness (2000-V HBM), and TSSOP-56 package compatibility with high-density PCB layouts.
Technical Context
The SN74CBT16390DGGR implements a dual-path FET-based analog switch matrix with two independent enable controls: OE1 connects A-port to 1B-port, OE2 connects A-port to 2B-port, and both low enables simultaneous connection to both B-ports. Its CMOS/TTL/LVTTL-compatible control logic supports mixed-voltage system interfacing without level shifters.
Each of the 16 A-terminals switches bidirectionally to two corresponding B-terminals (1Bn and 2Bn), forming a total of 32 B-side I/Os. The device uses low-threshold transmission gates with no internal logic latching-operation is purely analog signal pass-through governed by OE states and supply voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω typical at VCC = 4.5 V - ensures minimal voltage drop and signal distortion for 32 mA channel current. |
| Propagation delay (tpd) | 0.25 ns max - enables high-speed data routing in PCI and memory-bus applications without timing penalty. |
| Supply voltage range | 4.5 V to 5.5 V - compatible with standard 5-V logic systems and tolerant of rail variation. |
| Operating temperature | –40°C to 85°C - qualified for industrial-grade embedded and computing environments. |
| ESD rating (HBM) | 2000 V - exceeds JEDEC JESD22-A114A, reducing board-level ESD protection component count. |
| Latch-up immunity | >250 mA per JESD17 - prevents destructive latch-up during transient overcurrent events. |
| Input capacitance (Ci) | 5 pF - minimizes capacitive loading on driving controllers, preserving signal integrity at high frequencies. |
Pinout & Package
TSSOP-56 (DGG) package: 12.5 mm × 6.1 mm × 1.2 mm body height, 0.5 mm pitch, lead-free NiPdAu finish, MSL Level-1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1–A16 | Common input/output port | Bidirectional data path shared between both B-side banks; must be driven or terminated appropriately. |
| 1B1–1B16 | First B-port bank | Connects to A-port only when OE1 is low; isolated otherwise. |
| 2B1–2B16 | Second B-port bank | Connects to A-port only when OE2 is low; isolated otherwise. |
| OE1, OE2 | Independent enable controls | Active-low enables allow selective routing to either or both B-banks without external logic. |
| VCC, GND (×2) | Power and ground | Dual VCC/GND pairs reduce switching noise and improve PSRR in high-speed operation. |
| NC (pins 27, 28) | No internal connection | Unbonded pins; must remain unconnected on PCB to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| 16:32 bidirectional switching | Enables single A-bus to interface with two independent 16-bit peripheral buses-ideal for memory bank expansion or dual-slot PCI isolation. |
| Dual independent OE controls | Eliminates need for external AND/OR logic to manage routing states; supports three operational modes (1B-only, 2B-only, or both). |
| 5-Ω low ron with flat profile | Maintains consistent impedance across 0–5 V signal swing, minimizing harmonic distortion in analog or digital signal paths. |
| TTL/CMOS/LVTTL input compatibility | Accepts 2 V VIH / 0.8 V VIL thresholds-interoperates directly with legacy 5-V microcontrollers, FPGAs, and ASICs. |
| 2000-V HBM ESD protection | Reduces or eliminates need for external TVS diodes on B-port lines in hot-plug or field-serviceable systems. |
Applications
| Memory Interleaving | PCI Slot Isolation |
|---|---|
Use Scenario: Two independent DRAM banks are accessed simultaneously using time-multiplexed address/data lines to double effective bandwidth. IC Role / Device Role / Timing Role: SN74CBT16390DGGR acts as a bidirectional 16-bit A-port multiplexer routing common address/control signals to either bank while isolating data paths. Use Value: Enables seamless interleaved access without adding propagation delay or requiring glue logic-critical for real-time memory controllers. | Use Scenario: A single PCI host controller connects to two physically separate PCI slots, with dynamic selection based on card presence or configuration. IC Role / Device Role / Timing Role: SN74CBT16390DGGR serves as a dual-path bus switch, routing AD[31:0], C/BE[3:0]#, and PAR signals to Slot 1 (1B) or Slot 2 (2B) under OE control. Use Value: Provides hardware-selectable slot routing with sub-nanosecond timing, eliminating arbitration latency and supporting hot-swap readiness. |
| Legacy Bus Expansion | Test Access Multiplexing |
Use Scenario: An aging industrial controller with limited 16-bit parallel I/O expands connectivity to two sets of sensors/actuators via shared bus architecture. IC Role / Device Role / Timing Role: SN74CBT16390DGGR functions as a demultiplexer, splitting one 16-bit data bus into two isolated 16-bit peripheral interfaces controlled by OE1/OE2. Use Value: Extends life of legacy systems without redesigning the main controller-no firmware changes required for basic routing control. | Use Scenario: A production test fixture routes JTAG or boundary-scan signals from one tester port to multiple DUTs (devices under test) on a burn-in board. IC Role / Device Role / Timing Role: SN74CBT16390DGGR operates as a low-capacitance, low-ron multiplexer enabling sequential or parallel test access to up to 32 pins across two DUT groups. Use Value: Maintains signal fidelity at IEEE 1149.1 clock rates (≥10 MHz) due to 5 pF input capacitance and 0.25 ns tpd, ensuring reliable test vector delivery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD16210DGGR | 32-bit dual-supply (VCCA/VCCB) switch with level translation; higher ron (7 Ω typ); supports 3.3 V/5 V domain bridging. | Required when interfacing mismatched voltage domains (e.g., 3.3-V FPGA to 5-V peripherals); not pin-compatible. | Select SN74CBTD16210DGGR only if level translation is needed; otherwise SN74CBT16390DGGR offers lower ron and simpler biasing. |
| SN74CBT16210DGGR | 32-bit single-supply switch with identical 5-Ω ron but fixed 16:32 topology (no dual-OE flexibility); same TSSOP-56 footprint. | Used where static 16-to-32 routing suffices; lacks independent OE1/OE2 for dynamic path selection. | Choose SN74CBT16210DGGR for cost-sensitive, non-multiplexed expansion; retain SN74CBT16390DGGR when runtime reconfiguration is required. |
Compared with SN74CBTD16210DGGR and SN74CBT16210DGGR, the SN74CBT16390DGGR uniquely delivers dual independent enables for dynamic 16:32 path selection within a single 5-V supply, making it optimal for memory interleaving and PCI slot arbitration where flexible, low-latency routing is essential.
Availability
SN74CBT16390DGGR is available at Aetrix Electronics and suitable for memory interleaving, PCI bus isolation, legacy bus expansion, and test access multiplexing requiring stable component supply, long-term industrial availability, and RoHS-compliant packaging.
Supply support for SN74CBT16390DGGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of innovation in high-speed interface and bus-switching technologies.
The SN74CBT16390DGGR belongs to TI's Widebus™ family of high-performance FET bus switches, designed specifically for low-distortion, high-bandwidth signal routing in memory, PCI, and industrial backplane applications.
FAQ
What is the maximum continuous current per channel for the SN74CBT16390DGGR?
The SN74CBT16390DGGR supports a continuous channel current of 128 mA per switch path, as specified in its absolute maximum ratings. This rating applies across the full operating temperature range (–40°C to 85°C) and ensures reliable conduction without thermal derating under typical 5-V supply conditions. Exceeding this limit risks permanent damage or accelerated wear-out of the internal FET structures.
Does the SN74CBT16390DGGR require external pull-up or pull-down resistors on its OE pins?
No, the SN74CBT16390DGGR does not require external pull-up or pull-down resistors on OE1 or OE2. Its control inputs are TTL-compatible with defined VIH (≥2 V) and VIL (≤0.8 V) thresholds, and TI's recommended operating conditions specify that unused control inputs must be held at VCC or GND-achievable via direct connection, not resistive termination. External resistors add unnecessary node capacitance and may degrade enable timing.
Can the SN74CBT16390DGGR operate reliably at 3.3 V supply voltage?
No, the SN74CBT16390DGGR is not rated for 3.3 V operation. Its recommended supply voltage range is strictly 4.5 V to 5.5 V, and absolute maximum VCC is 7 V. At 3.3 V, the internal FETs fail to fully enhance, resulting in excessive on-state resistance (>20 Ω), increased propagation delay, and potential signal corruption. For 3.3-V systems, consider TI's SN74CBTD16210DGGR instead.
How does the SN74CBT16390DGGR handle simultaneous assertion of OE1 and OE2?
When both OE1 and OE2 are low, the SN74CBT16390DGGR electrically connects the A-port to both 1B and 2B ports simultaneously-enabling true 16-to-32 fanout. This mode is explicitly defined in the function table and supported by the FET architecture; however, designers must ensure the connected loads do not exceed the 128 mA per-channel limit or cause contention if 1B and 2B drive conflicting logic states.
Is the SN74CBT16390DGGR pin-compatible with other devices in the Widebus™ family?
No, the SN74CBT16390DGGR is not pin-compatible with other Widebus™ devices such as SN74CBT16210DGGR or SN74CBTD16210DGGR. Although all use TSSOP-56 packages, their pinouts differ significantly-especially in A/1B/2B terminal assignments and enable signal placement. PCB layout must be dedicated to the SN74CBT16390DGGR's documented top-view pin map to ensure correct signal routing and power integrity.
SN74CBT16390DGGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer/Demultiplexer
- Circuit:
- 16 x 1:2
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-TSSOP
SN74CBT16390DGGR FAQ
1.How can I place an order for SN74CBT16390DGGR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT16390DGGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT16390DGGR reliable?
The price and inventory of SN74CBT16390DGGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT16390DGGR is usually 5 days.
3.What payment methods are accepted for SN74CBT16390DGGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT16390DGGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT16390DGGR?
SN74CBT16390DGGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT16390DGGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT16390DGGR?
For technical support, including SN74CBT16390DGGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT16390DGGR requirements.
6.How does Aetrix verify that SN74CBT16390DGGR is sourced from the original manufacturer or authorized distributors?
All SN74CBT16390DGGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT16390DGGR meets industry standards.
7.What is the process for return or replacement of SN74CBT16390DGGR?
All SN74CBT16390DGGR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT16390DGGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT16390DGGR part is unused and in its original packaging.
Return procedure for SN74CBT16390DGGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT16390DGGR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

