Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT16861DGVR

Name: SN74CBT16861DGVR
Brand: Texas Instruments
SKU: SN74CBT16861DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT16861DGVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 48-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74CBT16861DGVR.pdf

Description:: IC BUS SWITCH 10 X 1:1 48TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,355

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT16861DGVR from Texas Instruments is a 20-bit FET bus switch IC organized as two independent 10-bit switches, featuring 5-Ω on-state resistance, TTL-compatible input levels, and operation over –40°C to 85°C. It enables high-speed bidirectional signal routing in memory expansion and data-path isolation applications with minimal propagation delay (0.25 ns typical at 5 V).

For engineers reviewing the SN74CBT16861DGVR datasheet, SN74CBT16861DGVR pinout, SN74CBT16861DGVR application, or SN74CBT16861DGVR equivalent, key selection criteria include low on-resistance for signal integrity, dual OE control for independent port gating, TVSOP-48 package compatibility with high-density PCB layouts, and latch-up immunity exceeding 100 mA per JESD 78 Class II.

Technical Context

The SN74CBT16861DGVR implements two independent 10-bit FET-based analog switches controlled by separate OE inputs (1OE and 2OE), each enabling/disabling its respective A↔B path. Its CMOS-driven FET architecture delivers rail-to-rail analog switching capability without directionality constraints.

Each switch exhibits flat on-resistance (<7 Ω max) across the full input voltage range (0–5.5 V), supports up to 128 mA continuous channel current, and maintains <5.5 pF off-state capacitance - critical for preserving signal rise/fall times in high-speed digital buses.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_ON)	5 Ω typical at V_CC = 4.5 V, ensuring minimal voltage drop and signal attenuation in 3.3 V/5 V logic paths.
Propagation delay (t_pd)	0.25 ns typical at V_CC = 5 V, enabling sub-nanosecond timing alignment in high-frequency address/data buses.
Supply voltage range	4 V to 5.5 V - compatible with standard 5 V TTL and mixed-voltage systems with tight regulation tolerance.
Input clamp current	–50 mA - protects against transient overvoltage events without external diodes in hot-swap or ESD-prone interfaces.
Latch-up immunity	Exceeds 100 mA per JESD 78 Class II - ensures robust operation under I/O stress conditions in industrial environments.
Off-state capacitance (C_io(OFF))	5.5 pF - minimizes capacitive loading and crosstalk when ports are isolated, preserving signal integrity in parallel bus architectures.

Pinout & Package

SN74CBT16861DGVR is housed in a 48-pin TVSOP (Thin Very Small Outline Package) with 0.4 mm pitch, 12.4 mm × 6.1 mm body size, and 1.2 mm maximum height - optimized for space-constrained PCBs requiring fine-pitch assembly.

Pin/Terminal	Circuit Role	Design Meaning
1A1–1A10, 2A1–2A10	Port A inputs/outputs (Group 1 & 2)	10-bit bidirectional signal terminals per switch group; no internal direction control - fully transparent analog paths.
1B1–1B10, 2B1–2B10	Port B inputs/outputs (Group 1 & 2)	Corresponding 10-bit bidirectional terminals paired with A-side pins; identical electrical characteristics to A-side.
1OE, 2OE	Output-enable controls	Active-low enables for each 10-bit switch; independent gating allows selective bus segmentation without global reset.
V_CC (Pins 22, 39)	Power supply	Dual V_CC pins reduce IR drop and improve noise rejection in high-current switching scenarios.
GND (Pins 11, 27)	Ground reference	Dual ground pins provide low-inductance return paths, critical for maintaining signal fidelity at >100 MHz edge rates.
NC (Pins 1, 13, 48)	No internal connection	Unbonded pads - must remain unconnected; no routing or thermal relief required.

Key Features

Feature	Design Value
20-bit dual-bank switching	Two independent 10-bit switches allow simultaneous but isolated data-path control - ideal for split-memory or multi-peripheral arbitration.
TTL-compatible control inputs	VIH = 2 V / VIL = 0.8 V thresholds ensure direct interfacing with legacy 5 V microcontrollers and FPGAs without level-shifting.
Low 5-Ω r_ON	Reduces insertion loss and timing skew in parallel bus traces, supporting clean signal transmission up to 200 Mbps per line.
High off-isolation (>40 dB @ 100 MHz)	Minimizes crosstalk between active and disabled bus segments - essential for noise-sensitive mixed-signal systems.
JESD 78 Class II latch-up immunity	Guarantees fault resilience in industrial control and telecom backplanes where I/O transients exceed ±2 kV HBM.

Applications

Memory Expansion Interface	PCI/ISA Bus Isolation
Use Scenario: Expanding DRAM capacity in embedded controllers by connecting secondary memory banks only when accessed. IC Role / Device Role / Timing Role: Bidirectional 10-bit switch isolating address/data lines between CPU and auxiliary memory modules. Use Value: Enables zero-wait-state memory access with <0.25 ns added delay and eliminates contention during bank switching.	Use Scenario: Segmenting legacy PCI or ISA bus signals to prevent signal degradation when multiple add-in cards share the same slot. IC Role / Device Role / Timing Role: High-speed analog gate controlling data/address strobes between host bridge and peripheral slots. Use Value: Maintains signal integrity across 33 MHz bus cycles while reducing inter-slot crosstalk via 5.5 pF off-capacitance.
Hot-Swappable Module Interface	Test Access Port Multiplexing
Use Scenario: Enabling safe insertion/removal of field-replaceable modules in telecom line cards without powering down the main system. IC Role / Device Role / Timing Role: Signal-level isolation switch decoupling module I/O from backplane during insertion sequence. Use Value: Prevents bus contention and voltage glitches using 100 mA latch-up immunity and –50 mA input clamp protection.	Use Scenario: Sharing JTAG or boundary-scan test access across multiple ASICs on a single board using one debug header. IC Role / Device Role / Timing Role: Low-capacitance multiplexer routing TCK/TMS/TDI/TDO signals to selected device under test. Use Value: Delivers <5.5 pF off-state loading to preserve JTAG timing margins and supports 10+ MHz TCK frequencies reliably.

Memory Expansion Interface

PCI/ISA Bus Isolation

Use Scenario: Expanding DRAM capacity in embedded controllers by connecting secondary memory banks only when accessed.

IC Role / Device Role / Timing Role: Bidirectional 10-bit switch isolating address/data lines between CPU and auxiliary memory modules.

Use Value: Enables zero-wait-state memory access with <0.25 ns added delay and eliminates contention during bank switching.

Use Scenario: Segmenting legacy PCI or ISA bus signals to prevent signal degradation when multiple add-in cards share the same slot.

IC Role / Device Role / Timing Role: High-speed analog gate controlling data/address strobes between host bridge and peripheral slots.

Use Value: Maintains signal integrity across 33 MHz bus cycles while reducing inter-slot crosstalk via 5.5 pF off-capacitance.

Hot-Swappable Module Interface

Test Access Port Multiplexing

Use Scenario: Enabling safe insertion/removal of field-replaceable modules in telecom line cards without powering down the main system.

IC Role / Device Role / Timing Role: Signal-level isolation switch decoupling module I/O from backplane during insertion sequence.

Use Value: Prevents bus contention and voltage glitches using 100 mA latch-up immunity and –50 mA input clamp protection.

Use Scenario: Sharing JTAG or boundary-scan test access across multiple ASICs on a single board using one debug header.

IC Role / Device Role / Timing Role: Low-capacitance multiplexer routing TCK/TMS/TDI/TDO signals to selected device under test.

Use Value: Delivers <5.5 pF off-state loading to preserve JTAG timing margins and supports 10+ MHz TCK frequencies reliably.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FET bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD16210DGVR	24-bit, 3-state outputs with 3.3 V-only V_CC (3.0–3.6 V); higher r_ON (7 Ω typ); includes output enable with 3-state capability.	Designed for 3.3 V-only systems; lacks dual independent OE control; requires level shifters for 5 V interface.	Select when 3.3 V operation and 3-state output behavior are required - not drop-in for 5 V TTL systems.
74LVC16244ADGGR	16-bit non-inverting buffer with 3-state outputs; CMOS input thresholds; 3.3 V V_CC only; no analog switching capability.	Provides voltage translation and drive strength enhancement, not bidirectional analog pass-through.	Choose for unidirectional buffering with higher drive (24 mA), not for true bus-switching functionality.

Compared with SN74CBT16861DGVR, SN74CBTD16210DGVR offers higher channel count but narrower voltage range and no independent dual-OE control, while 74LVC16244ADGGR provides stronger drive and translation but cannot perform bidirectional analog switching - making SN74CBT16861DGVR uniquely suited for 5 V TTL-compatible, low-latency, dual-gated bus isolation.

Availability

SN74CBT16861DGVR is available at Aetrix Electronics and suitable for memory expansion interfaces, PCI bus isolation, hot-swappable module interconnects, and JTAG test access multiplexing requiring stable component supply and long-term industrial lifecycle support.

Supply support for SN74CBT16861DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability logic and interface solutions.

The SN74CBT16861DGVR belongs to TI's Widebus™ family of high-speed FET bus switches, engineered specifically for low-latency, bidirectional signal routing in 5 V TTL and mixed-voltage computing and communications infrastructure.

FAQ

What is the operating temperature range for SN74CBT16861DGVR?

The SN74CBT16861DGVR is rated for operation from –40°C to +85°C ambient temperature, meeting industrial-grade requirements. This range is validated per TI's recommended operating conditions and supported by thermal impedance data (θ_JA = 58°C/W for the DGV package), ensuring reliable performance in demanding environments such as base station equipment and programmable logic controllers.

Does SN74CBT16861DGVR support 3.3 V logic levels on its control inputs?

Yes, SN74CBT16861DGVR supports TTL-compatible input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) across its full 4 V to 5.5 V supply range. When operated at 5 V, it reliably accepts 3.3 V logic-high signals from modern microcontrollers and FPGAs without level shifting - confirmed by VIH min = 2 V in the recommended operating conditions table.

Can SN74CBT16861DGVR be used for analog signal switching?

Yes, SN74CBT16861DGVR functions as a bidirectional analog switch with rail-to-rail signal handling capability. Its FET-based architecture supports DC-coupled signals up to V_CC, with flat on-resistance (<7 Ω) and low off-capacitance (5.5 pF), making it suitable for low-distortion analog multiplexing in applications like audio routing or sensor signal conditioning - provided V_IN remains within –0.5 V to V_CC + 0.5 V.

What is the maximum continuous current per channel for SN74CBT16861DGVR?

The SN74CBT16861DGVR supports up to 128 mA continuous channel current per switch path, as specified in the Absolute Maximum Ratings table. This rating applies under steady-state conditions with proper PCB thermal design and is validated across the full operating temperature range, enabling robust use in high-drive digital bus applications.

Is SN74CBT16861DGVR pin-compatible with other Widebus™ devices like SN74CBT16210?

No, SN74CBT16861DGVR is not pin-compatible with SN74CBT16210 or other members of the Widebus™ family. It uses a unique 48-pin TVSOP (DGV) footprint with dual V_CC/GND pairs and dedicated 1OE/2OE controls, whereas SN74CBT16210 uses a 48-pin TSSOP (DGG) with different pin assignments and single OE control - verified via TI's official package drawings and function diagrams.

SN74CBT16861DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBT

Package/Case:: 48-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 10 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TVSOP

SN74CBT16861DGVR FAQ

1.How can I place an order for SN74CBT16861DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT16861DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT16861DGVR reliable?

The price and inventory of SN74CBT16861DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT16861DGVR is usually 5 days.

3.What payment methods are accepted for SN74CBT16861DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT16861DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT16861DGVR?

SN74CBT16861DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT16861DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT16861DGVR?

For technical support, including SN74CBT16861DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT16861DGVR requirements.

6.How does Aetrix verify that SN74CBT16861DGVR is sourced from the original manufacturer or authorized distributors?

All SN74CBT16861DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT16861DGVR meets industry standards.

7.What is the process for return or replacement of SN74CBT16861DGVR?

All SN74CBT16861DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT16861DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT16861DGVR part is unused and in its original packaging.

Return procedure for SN74CBT16861DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…