Texas Instruments SN74CBT1G125DBV6
- Part No.:
- SN74CBT1G125DBV6
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74CBT1G125DBV6.pdf
- Description:
- SINGLE FET BUS SWITCH
- Quantity:
- Payment:

- Shipping:

Inventory:24,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT1G125DBV6 from Texas Instruments is a single-channel FET bus switch with 5-Ω on-state resistance, TTL-compatible OE control input, and bidirectional signal routing between A and B ports. It operates from 4 V to 5.5 V, supports –40°C to 85°C industrial temperature range, and delivers sub-1 ns propagation delay (tpd = 0.25 ns at VCC = 5 V) for high-speed data isolation in digital interfaces.
For engineers reviewing the SN74CBT1G125DBV6 datasheet, SN74CBT1G125DBV6 pinout, SN74CBT1G125DBV6 application, or SN74CBT1G125DBV6 equivalent, key selection criteria include on-resistance matching, OE-active-low timing behavior, SOT-23-5 package footprint compatibility, and latch-up immunity exceeding 250 mA per JESD 17.
Technical Context
This device implements a single NMOS transmission gate switch controlled by an active-low output-enable (OE) input. When OE is low, the A–B path conducts bidirectionally with minimal distortion; when OE is high, the switch isolates both ports with <4 pF off-capacitance (Cio(OFF)).
It uses no internal level-shifting circuitry-VIH/VIL thresholds (2 V/0.8 V) are TTL-compatible, and all I/O pins tolerate up to 7 V regardless of VCC. ESD protection meets 2000-V HBM and 200-V MM per JESD 22, and latch-up performance exceeds 250 mA per JESD 17.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω to 7 Ω at VCC = 4.5 V - ensures minimal voltage drop and signal integrity for 3.3 V/5 V logic buses. |
| Propagation delay (tpd) | 0.25 ns at VCC = 5 V, CL = 50 pF - enables use in >1 GHz data paths without timing budget penalty. |
| Off-capacitance (Cio(OFF)) | 4 pF at VO = 3 V or 0 V - reduces capacitive loading and crosstalk during isolation mode. |
| Supply voltage (VCC) | 4 V to 5.5 V - compatible with standard 5 V TTL and mixed-voltage 3.3 V/5 V system backplanes. |
| Operating temperature | –40°C to 85°C - qualified for industrial-grade embedded control and communications equipment. |
| Input leakage (II) | ±1 µA at VCC = 5.5 V - negligible current draw simplifies high-impedance bus termination design. |
| Control input threshold | VIL = 0.8 V, VIH = 2 V - directly interfaces legacy 5 V TTL drivers without level shifters. |
Pinout & Package
SOT-23-5 (DBV) package: 2.9 mm × 1.6 mm × 1.45 mm body, single-row 5-pin surface-mount outline with exposed pad not present; JEDEC MO-178 compliant; thermal resistance θJA = 206°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Active-low output enable | Drives low to connect A–B; high-impedance state when pulled high - enables shared-bus arbitration. |
| 2 (A) | Input/output port A | Bidirectional signal terminal; electrically identical to B - supports data flow in either direction. |
| 3 (GND) | Ground reference | Return path for switch channel and control logic; must be low-inductance connection for noise immunity. |
| 4 (VCC) | Power supply | Supplies NMOS switch bias and internal logic; decoupling capacitor required within 1 cm of pin. |
| 5 (B) | Input/output port B | Bidirectional signal terminal; matched impedance and timing to A - ensures symmetrical bus switching. |
Key Features
| Feature | Design Value |
|---|---|
| 5-Ω low on-resistance | Minimizes insertion loss and maintains signal edge rate across 3.3 V/5 V logic families. |
| TTL-compatible control | Eliminates need for external level translators when interfacing with legacy 5 V microcontrollers or FPGAs. |
| Sub-1 ns propagation delay | Preserves timing margins in high-speed parallel interfaces such as address/data multiplexing or memory expansion. |
| 4 pF off-isolation capacitance | Reduces capacitive coupling between adjacent channels in dense PCB layouts. |
| JESD 17 latch-up immunity | Guarantees robust operation under transient overvoltage or ground bounce conditions in industrial environments. |
Applications
| PCI Bus Isolation | Memory Address Multiplexing |
|---|---|
|
Use Scenario: Isolating PCI slot signals during hot-plug events to prevent bus contention and voltage transients. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling data/address lines under OE control with nanosecond timing precision. Use Value: Prevents signal corruption during card insertion/removal while maintaining full 33 MHz PCI timing compliance. |
Use Scenario: Sharing address lines between multiple memory banks in microcontroller-based systems with limited GPIO. IC Role / Device Role / Timing Role: Low-latency bus switch toggled by bank-select logic to route common address bus to selected memory IC. Use Value: Reduces PCB layer count and component count versus discrete buffer solutions, with <0.3 ns skew between A/B paths. |
| FPGA I/O Expansion | Legacy Peripheral Interface |
|
Use Scenario: Extending FPGA I/O count by time-multiplexing shared data lines to multiple peripheral devices. IC Role / Device Role / Timing Role: High-speed bidirectional switch controlled by FPGA GPIO to arbitrate access to SPI/I²C peripherals. Use Value: Enables reuse of limited FPGA pins without degrading signal integrity - ron <7 Ω avoids rise/fall time degradation. |
Use Scenario: Interfacing modern 3.3 V microcontrollers to legacy 5 V parallel peripherals (e.g., printers, displays). IC Role / Device Role / Timing Role: Level-tolerant bus switch providing galvanic isolation and voltage translation via passive conduction. Use Value: Eliminates need for active level shifters while supporting bidirectional data transfer at full system clock speed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G3157DBVR | CMOS dual-analog switch; 6 Ω ron; 1.65–5.5 V VCC range; 3.5 ns max tpd. | Supports wider voltage range but slower switching; requires OE inversion logic for same functionality. | Preferred when mixed 1.8 V/3.3 V/5 V system integration is needed and nanosecond timing is not critical. |
| NC7SZ125P5X | Single buffer with 3-state output; 3.3 V only; 3.5 ns tpd; no bidirectional capability. | Unidirectional only; requires separate A→B and B→A paths for bidirectional use. | Applicable only where direction is fixed and isolation is unidirectional; not a functional replacement for bus switching. |
Compared with SN74CBT1G125DBV6, SN74LVC1G3157DBVR offers broader voltage flexibility at the cost of speed, while NC7SZ125P5X lacks true bidirectional operation - making SN74CBT1G125DBV6 uniquely suited for high-speed, low-resistance, TTL-compatible bus isolation.
Availability
SN74CBT1G125DBV6 is available at Aetrix Electronics and suitable for industrial control backplanes, FPGA I/O expansion modules, PCI-compatible add-in cards, and legacy peripheral interface designs requiring stable component supply and long-term manufacturability.
Supply support for SN74CBT1G125DBV6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The SN74CBT logic family targets high-speed digital signal routing with low on-resistance and fast switching - specifically engineered for bus isolation, memory multiplexing, and hot-swap interface applications.
FAQ
What is the maximum continuous current rating for SN74CBT1G125DBV6?
The SN74CBT1G125DBV6 has a continuous channel current rating of 128 mA, verified per absolute maximum ratings in the official datasheet. This limit applies across the full operating temperature range and ensures reliable conduction without thermal runaway. Exceeding this current may degrade on-resistance stability or trigger latch-up. The SN74CBT1G125DBV6 must be used within this specification for sustained operation in power-sensitive digital routing applications.
Does SN74CBT1G125DBV6 support bidirectional signal flow?
Yes, SN74CBT1G125DBV6 supports fully bidirectional signal flow between its A and B terminals when OE is low. Its NMOS transmission gate architecture imposes no inherent directionality - voltage and timing characteristics are symmetric for A→B and B→A paths. Measured parameters including on-resistance (5–7 Ω), propagation delay (0.25 ns), and off-capacitance (4 pF) apply identically in both directions, confirming true bidirectional operation in the SN74CBT1G125DBV6.
Can SN74CBT1G125DBV6 operate with a 3.3 V supply?
No, SN74CBT1G125DBV6 is not rated for 3.3 V operation. Its recommended operating supply voltage is 4 V to 5.5 V, and the absolute maximum VCC is 7 V. At 3.3 V, the device fails to meet VIH/VIL thresholds (2 V/0.8 V), resulting in undefined OE control behavior and degraded on-resistance. For 3.3 V systems, consider SN74LVC1G3157DBVR instead - the SN74CBT1G125DBV6 requires minimum 4 V to guarantee specified timing and logic levels.
What is the thermal resistance (θJA) of SN74CBT1G125DBV6 in its SOT-23 package?
The SN74CBT1G125DBV6 in the DBV (SOT-23-5) package has a junction-to-ambient thermal resistance (θJA) of 206°C/W, as specified in the absolute maximum ratings table. This value assumes standard JEDEC test board conditions (2-layer board, 1 in² copper). Actual thermal performance depends on PCB layout - adding thermal vias under the GND pad or increasing copper area can reduce effective θJA. The SN74CBT1G125DBV6 must be thermally managed accordingly in high-duty-cycle applications.
Is SN74CBT1G125DBV6 pin-compatible with other members of the SN74CBT1Gxxx series?
Yes, SN74CBT1G125DBV6 shares the same SOT-23-5 (DBV) pinout with SN74CBT1G32, SN74CBT1G08, and SN74CBT1G126 - all feature OE, A, GND, VCC, B assignments in identical order. However, logic function differs: SN74CBT1G125DBV6 is a bus switch, while others are gates or buffers. Pin compatibility enables footprint reuse in multi-function designs, but functional substitution requires verification of signal routing and control logic - the SN74CBT1G125DBV6 cannot replace a logic gate without redesign.
SN74CBT1G125DBV6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74CBT1G125DBV6 FAQ
1.How can I place an order for SN74CBT1G125DBV6 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT1G125DBV6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT1G125DBV6 reliable?
The price and inventory of SN74CBT1G125DBV6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT1G125DBV6 is usually 5 days.
3.What payment methods are accepted for SN74CBT1G125DBV6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT1G125DBV6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT1G125DBV6?
SN74CBT1G125DBV6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT1G125DBV6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT1G125DBV6?
For technical support, including SN74CBT1G125DBV6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT1G125DBV6 requirements.
6.How does Aetrix verify that SN74CBT1G125DBV6 is sourced from the original manufacturer or authorized distributors?
All SN74CBT1G125DBV6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT1G125DBV6 meets industry standards.
7.What is the process for return or replacement of SN74CBT1G125DBV6?
All SN74CBT1G125DBV6 units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT1G125DBV6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT1G125DBV6 part is unused and in its original packaging.
Return procedure for SN74CBT1G125DBV6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT1G125DBV6 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

