Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT1G384DBVR

Name: SN74CBT1G384DBVR
Brand: Texas Instruments
SKU: SN74CBT1G384DBVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT1G384DBVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: SC-74A, SOT-753

Datasheet:: SN74CBT1G384DBVR.pdf

Description:: IC BUS SWITCH 1 X 1:1 SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:10,864

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT1G384DBVR from Texas Instruments is a single-channel FET bus switch in SOT-23 (DBV) package, featuring 5-Ω on-state resistance, TTL-compatible control input, and bidirectional signal routing between A and B ports. It operates from 4 V to 5.5 V supply and supports high-speed data paths in level-shifting and isolation applications.

For engineers reviewing the SN74CBT1G384DBVR datasheet, SN74CBT1G384DBVR pinout, SN74CBT1G384DBVR application, or SN74CBT1G384DBVR equivalent, key selection criteria include on-resistance consistency across voltage range, enable timing performance (t_en/t_dis < 5 ns), low input capacitance (3 pF), and thermal impedance (206 °C/W) for compact PCB layouts.

Technical Context

The SN74CBT1G384DBVR implements a single NMOS pass transistor with gate driven by an internal level-shifter, enabling TTL-compatible OE control while maintaining rail-to-rail analog signal pass-through. Its architecture avoids body diode conduction during bidirectional operation due to symmetrical terminal design.

It functions as a break-before-make switch: OE low connects A↔B with minimal propagation delay (0.35 ns at 5 V), while OE high presents high-impedance isolation (C_io(OFF) = 4 pF). No internal pull-ups or ESD protection diodes are integrated-external clamping is required per absolute max ratings.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_on)	5 Ω typical at V_CC = 4.5 V, I_I = 30 mA - ensures minimal voltage drop and signal distortion in 3.3 V/5 V digital buses
Propagation delay (t_pd)	0.35 ns at V_CC = 5 V, C_L = 50 pF - supports >1 GHz signal integrity in high-speed interconnects
Enable time (t_en)	5.5 ns max at V_CC = 5 V - enables precise timing control in synchronous bus gating
Input capacitance (C_i)	3 pF at V_I = 3 V or 0 V - reduces loading on driving logic and preserves edge rate
Supply voltage range	4 V to 5.5 V - compatible with standard 5 V TTL and mixed-voltage 3.3 V–5 V system interfaces
Operating temperature	–40°C to +85°C - qualified for industrial-grade embedded control and communications equipment

Pinout & Package

SOT-23 (DBV) 5-pin package, 1.45 mm maximum height, JEDEC MO-178 compliant, with exposed metal pad not electrically connected.

Pin/Terminal	Circuit Role	Design Meaning
1 (A)	Input/Output port A	Bidirectional analog/digital signal terminal; no polarity - connects to source or sink side of bus
2 (GND)	Ground reference	Primary return path for switch current and control logic; must be low-inductance connection
3 (OE)	Output-enable control input	TTL-compatible active-low enable; VIH ≥ 2 V, VIL ≤ 0.8 V - directly driven by 3.3 V or 5 V logic
4 (V_CC)	Power supply	Provides bias for internal level shifter and pass transistor; decoupling capacitor required within 1 cm
5 (B)	Input/Output port B	Bidirectional analog/digital signal terminal; electrically symmetric with Pin 1 for true bidirectional switching

Key Features

Feature	Design Value
5-Ω typical on-resistance	Enables low-loss signal coupling in 50 Ω–100 Ω trace environments without termination redesign
TTL-compatible OE input	Eliminates need for level translators when interfacing with legacy 5 V microcontrollers or FPGAs
0.35 ns propagation delay	Preserves setup/hold timing margins in DDR clock distribution and address/data gating
4 pF off-state capacitance	Minimizes crosstalk and capacitive loading on adjacent high-speed traces in dense routing
206 °C/W thermal impedance	Supports continuous 128 mA channel current in ambient up to 85°C with standard PCB copper

Applications

PCI Express Signal Isolation	USB 2.0 Data Line Switching
Use Scenario: Isolating PCIe reference clock or sideband signals during hot-plug events to prevent backdrive into inactive lanes. IC Role / Device Role / Timing Role: Bidirectional analog switch controlled by system management controller to gate clock or SMBus lines. Use Value: 5 Ω r_on and 0.35 ns t_pd maintain jitter < 1 ps RMS; 4 pF C_io(OFF) prevents signal coupling during isolation.	Use Scenario: Dynamically routing USB D+ and D− lines between host controller and dual-device ports in portable docking stations. IC Role / Device Role / Timing Role: Single-pole double-throw (SPDT) analog switch enabling physical layer reconfiguration without protocol renegotiation. Use Value: TTL-compatible OE allows direct GPIO control; 5 Ω r_on meets USB 2.0 eye diagram mask requirements up to 480 Mbps.
Industrial I²C Bus Expansion	FPGA Configuration Interface Gating
Use Scenario: Adding isolated I²C slave addresses via multiplexed bus segments in programmable logic controllers with multiple sensor nodes. IC Role / Device Role / Timing Role: Low-capacitance bus switch enabling software-selectable device addressing without altering master timing. Use Value: 3 pF C_i prevents rise-time degradation; 5 Ω r_on maintains I²C pull-up compliance across 100 kbps–400 kbps modes.	Use Scenario: Enabling/disabling JTAG or SPI configuration lines to FPGA banks during partial reconfiguration sequences. IC Role / Device Role / Timing Role: High-speed enable-controlled signal gate ensuring clean assertion/deassertion of programming signals. Use Value: 5.5 ns t_en and 4.5 ns t_dis align with FPGA configuration state machine timing windows; rail-to-rail pass-through preserves logic levels.

PCI Express Signal Isolation

USB 2.0 Data Line Switching

Use Scenario: Isolating PCIe reference clock or sideband signals during hot-plug events to prevent backdrive into inactive lanes.

IC Role / Device Role / Timing Role: Bidirectional analog switch controlled by system management controller to gate clock or SMBus lines.

Use Value: 5 Ω r_on and 0.35 ns t_pd maintain jitter < 1 ps RMS; 4 pF C_io(OFF) prevents signal coupling during isolation.

Use Scenario: Dynamically routing USB D+ and D− lines between host controller and dual-device ports in portable docking stations.

IC Role / Device Role / Timing Role: Single-pole double-throw (SPDT) analog switch enabling physical layer reconfiguration without protocol renegotiation.

Use Value: TTL-compatible OE allows direct GPIO control; 5 Ω r_on meets USB 2.0 eye diagram mask requirements up to 480 Mbps.

Industrial I²C Bus Expansion

FPGA Configuration Interface Gating

Use Scenario: Adding isolated I²C slave addresses via multiplexed bus segments in programmable logic controllers with multiple sensor nodes.

IC Role / Device Role / Timing Role: Low-capacitance bus switch enabling software-selectable device addressing without altering master timing.

Use Value: 3 pF C_i prevents rise-time degradation; 5 Ω r_on maintains I²C pull-up compliance across 100 kbps–400 kbps modes.

Use Scenario: Enabling/disabling JTAG or SPI configuration lines to FPGA banks during partial reconfiguration sequences.

IC Role / Device Role / Timing Role: High-speed enable-controlled signal gate ensuring clean assertion/deassertion of programming signals.

Use Value: 5.5 ns t_en and 4.5 ns t_dis align with FPGA configuration state machine timing windows; rail-to-rail pass-through preserves logic levels.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G3157DBVR	CMOS-based, 6 Ω r_on, 1.65–5.5 V supply, 3.5 ns t_en	Wider voltage range but slower enable timing; higher C_i (4.5 pF)	Preferred when mixed 1.8 V/3.3 V/5 V systems require single-supply compatibility
NC7SZ19P5X	Single-gate SPDT, 10 Ω r_on, 1.65–5.5 V, no V_CC-referenced OE	Non-TTL OE; requires external pull-down; higher r_on limits speed in 5 V buses	Selected for ultra-low-cost consumer designs where 10 Ω r_on and 10 ns timing are acceptable

Compared with SN74CBT1G384DBVR, SN74LVC1G3157DBVR offers broader voltage flexibility but trades 2× longer enable time and higher input capacitance, while NC7SZ19P5X sacrifices TTL compatibility and on-resistance for cost-making SN74CBT1G384DBVR optimal for high-speed, 5 V-centric industrial bus gating.

Availability

SN74CBT1G384DBVR is available at Aetrix Electronics and suitable for PCI Express signal isolation, USB 2.0 data line switching, and industrial I²C bus expansion requiring stable component supply and long-term industrial lifecycle support.

Supply support for SN74CBT1G384DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.

The SN74CBT1G384DBVR belongs to TI's CBT (Crossbar Bus Transceiver) family, engineered for high-speed, low-distortion analog/digital signal routing in board-level interconnect and bus isolation applications.

FAQ

What is the maximum continuous current rating for SN74CBT1G384DBVR?

The SN74CBT1G384DBVR supports a maximum continuous channel current of 128 mA, as specified in its Absolute Maximum Ratings table. This rating applies under recommended operating conditions (V_CC = 4 V to 5.5 V, T_A = –40°C to +85°C) with proper PCB thermal relief. Exceeding this current may cause irreversible junction heating or parametric shift in on-resistance. The SN74CBT1G384DBVR datasheet confirms this value under "Continuous channel current" with no derating required up to 85°C ambient when mounted on 1-in² 2-oz copper.

Does SN74CBT1G384DBVR include built-in ESD protection?

No, the SN74CBT1G384DBVR does not integrate ESD protection diodes on its signal or control pins. Per the Absolute Maximum Ratings table, input voltage must remain within –0.5 V to 7 V, and clamp current is limited to ±50 mA - indicating external TVS or series resistors are required for I/O lines exposed to handling or system-level transients. TI's application note SCBA004 explicitly recommends clamping for floating CMOS inputs, and the SN74CBT1G384DBVR functional description makes no mention of on-die protection structures.

Can SN74CBT1G384DBVR operate with a 3.3 V supply?

No, the SN74CBT1G384DBVR is not rated for reliable operation at 3.3 V supply. Its Recommended Operating Conditions specify a minimum V_CC of 4 V, and electrical characteristics (e.g., r_on, t_pd) are only guaranteed from 4 V to 5.5 V. At 3.3 V, the internal level shifter fails to fully enhance the pass transistor, resulting in elevated and unstable on-resistance (>20 Ω) and degraded timing. For 3.3 V systems, TI recommends SN74LVC1G3157DBVR instead of SN74CBT1G384DBVR.

Is SN74CBT1G384DBVR pin-compatible with SN74CBT1G384DCKR?

Yes, SN74CBT1G384DBVR and SN74CBT1G384DCKR share identical pin numbering and circuit functionality (A, GND, OE, V_CC, B), but differ in package outline: DBVR uses SOT-23 (DBV), DCKR uses SC-70 (DCK). Both are 5-pin, same pin 1 orientation (Q3 quadrant), and match in logic behavior and electrical specs. However, their land patterns, thermal impedance (206 vs. 252 °C/W), and solder paste stencil requirements are not interchangeable - PCB layout must be revised when substituting SN74CBT1G384DBVR for SN74CBT1G384DCKR.

What is the meaning of "S8D_" top-side marking on SN74CBT1G384DBVR?

The "S8D_" marking on SN74CBT1G384DBVR is the base die-and-assembly identifier per TI's ordering information; the underscore represents a site-specific character (e.g., S8DG, S8DJ) denoting the fabrication/test location. This marking appears on all DBV-packaged variants and is used for traceability-not functional differentiation. The SN74CBT1G384DBVR datasheet states that the actual top-side marking contains one additional character beyond "S8D_", and that this character has no impact on electrical performance, reliability, or compatibility of the SN74CBT1G384DBVR device.

SN74CBT1G384DBVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBT

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

SN74CBT1G384DBVR FAQ

1.How can I place an order for SN74CBT1G384DBVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT1G384DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT1G384DBVR reliable?

The price and inventory of SN74CBT1G384DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT1G384DBVR is usually 5 days.

3.What payment methods are accepted for SN74CBT1G384DBVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT1G384DBVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT1G384DBVR?

SN74CBT1G384DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT1G384DBVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT1G384DBVR?

For technical support, including SN74CBT1G384DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT1G384DBVR requirements.

6.How does Aetrix verify that SN74CBT1G384DBVR is sourced from the original manufacturer or authorized distributors?

All SN74CBT1G384DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT1G384DBVR meets industry standards.

7.What is the process for return or replacement of SN74CBT1G384DBVR?

All SN74CBT1G384DBVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT1G384DBVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT1G384DBVR part is unused and in its original packaging.

Return procedure for SN74CBT1G384DBVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…