Texas Instruments SN74CBT3125CDBQR
- Part No.:
- SN74CBT3125CDBQR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SN74CBT3125CDBQR.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,559
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3125CDBQR from Texas Instruments is a quad 1-bit FET bus switch IC with bidirectional signal routing, 3 Ω typical ON-state resistance, <0.24 ns propagation delay at 4 V, and −2 V undershoot protection on A/B ports. It operates from 4 V to 5.5 V and supports mixed-voltage signaling (0.8 V to 5 V) in USB interface and bus isolation applications.
For engineers reviewing the SN74CBT3125CDBQR datasheet, SN74CBT3125CDBQR pinout, SN74CBT3125CDBQR application, or SN74CBT3125CDBQR equivalent, key selection criteria include Ioff partial-power-down capability, 5 pF OFF-state I/O capacitance, TTL/CMOS-compatible control inputs, and SSOP-16 package thermal performance (θJA = 90°C/W).
Technical Context
This device implements four independent single-pole single-throw (SPST) analog switches using NMOS pass transistors with integrated undershoot-protection circuitry. Each switch features active clamping that maintains OFF-state isolation when A or B port voltage drops to −2 V, preventing false turn-on during signal transients.
Control logic uses active-low OE inputs (1OE–4OE) to enable/disable individual switches; low OE connects A↔B bidirectionally, high OE places ports in high-impedance state. The Ioff specification ensures no backflow current when VCC = 0 V, enabling safe partial-power-down operation in multi-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4 V to 5.5 V - Enables direct interface with 5-V and 3.3-V logic domains without level shifters. |
| ron (Typ) | 3 Ω - Minimizes voltage drop and signal attenuation for high-fidelity analog/digital signal gating. |
| Cio(OFF) | 5 pF - Reduces capacitive loading on driven buses, preserving signal edge integrity and timing margins. |
| tpd (Max) | 0.24 ns at 4 V - Supports >1 GHz signal bandwidth with negligible propagation delay skew across channels. |
| Undershoot Protection | −2 V on A/B ports - Prevents latch-up and data corruption during hot-plug or ESD-induced negative transients. |
| Ioff | 10 µA at VCC = 0 - Blocks damaging current flow between powered and unpowered system domains during power sequencing. |
| VI/O Range | 0 V to 5.5 V - Allows interoperability with 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families. |
Pinout & Package
SN74CBT3125CDBQR is housed in a 16-pin Shrink Small-Outline Package (SSOP-DBQ), 5.8 mm × 4.0 mm body, 0.65 mm lead pitch, 1.75 mm max height, moisture sensitivity level 2 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE–4OE | Active-low output-enable control | Each independently gates one 1-bit switch; low = A↔B connected, high = high-Z isolation. |
| 1A–4A, 1B–4B | Bidirectional signal terminals | Pass signals in either direction with near-zero distortion; support mixed-voltage domain bridging. |
| VCC | Positive supply | Power rail for internal clamp diodes and switch biasing; must be stable during all signal transitions. |
| GND | Ground reference | Common return path for control logic and signal currents; critical for undershoot clamp reference. |
| NC (Pins 1 & 16) | No internal connection | Unbonded pads; must remain unconnected to avoid parasitic coupling or mechanical stress. |
Key Features
| Feature | Design Value |
|---|---|
| Undershoot protection | Clamps A/B ports to −2 V during negative transients, maintaining OFF-state integrity without external diodes. |
| Bidirectional zero-delay switching | Enables transparent signal routing in both directions with sub-0.25 ns propagation-no direction control needed. |
| Ioff partial-power-down | Prevents back-current flow when VCC = 0 V, allowing safe insertion/removal in live backplanes or hot-swap systems. |
| Low 5-pF OFF-capacitance | Minimizes crosstalk and timing jitter on adjacent traces in dense PCB layouts with shared buses. |
| TTL/CMOS-compatible OE inputs | Accepts 0.8-V logic-high thresholds, enabling direct drive from legacy 5-V TTL or modern 3.3-V CMOS controllers. |
Applications
| USB Interface Signal Gating | Industrial Bus Isolation |
|---|---|
Use Scenario: Isolating USB D+ and D− lines during host controller reset or peripheral enumeration to prevent bus contention. IC Role / Device Role / Timing Role: Quad SPST switch providing independent, low-distortion gating of differential USB 2.0 signals with sub-nanosecond timing alignment. Use Value: Eliminates need for discrete MOSFETs and level shifters while maintaining signal integrity up to 480 Mbps. | Use Scenario: Segregating legacy RS-232 or CAN transceiver I/O from microcontroller GPIOs during firmware updates or fault recovery. IC Role / Device Role / Timing Role: Bidirectional isolation switch enabling safe power-domain separation without signal inversion or added latency. Use Value: Prevents backfeed into unpowered MCU sections and avoids latch-up during brown-out conditions. |
| Low-Distortion Analog Multiplexing | FPGA I/O Voltage Translation |
Use Scenario: Routing audio or sensor analog signals between multiple ADC inputs while minimizing THD and noise coupling. IC Role / Device Role / Timing Role: Low-ron, low-Cio analog switch preserving signal fidelity across 20 Hz–20 kHz bandwidth with flat frequency response. Use Value: Achieves <−80 dB crosstalk and <0.01% THD+N at 1 VRMS, outperforming discrete solutions. | Use Scenario: Adapting 1.8-V FPGA configuration pins to 3.3-V JTAG or boundary-scan test equipment. IC Role / Device Role / Timing Role: Level-agnostic bidirectional buffer supporting simultaneous 1.8-V and 3.3-V signaling on same channel. Use Value: Removes requirement for dual-supply translators and reduces BOM count by consolidating voltage domain bridging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384CDBQR | 10-bit configuration with 3-state outputs; higher ron (5 Ω typ); includes VCC isolation logic. | Designed for wider data buses; lacks dedicated undershoot clamping on all I/Os. | Select when expanding to 10-bit parallel paths and requiring guaranteed VCC-off isolation, not −2 V transient protection. |
| TS3A24159RGTR | Dual SPDT architecture; 0.7 Ω ron; 5-V tolerant I/O; no undershoot protection; 1.65–3.6 V VCC range. | Optimized for low-voltage portable systems; incompatible with 5-V signaling or −2 V transient environments. | Choose for battery-powered applications needing ultra-low ron and 1.8-V operation, where undershoot risk is absent. |
Compared with SN74CBT3125CDBQR, SN74CBTD3384CDBQR offers greater channel count but sacrifices undershoot robustness, while TS3A24159RGTR delivers lower resistance at the cost of 5-V compatibility and transient protection-making SN74CBT3125CDBQR optimal for industrial USB and mixed-voltage bus isolation.
Availability
SN74CBT3125CDBQR is available at Aetrix Electronics and suitable for USB interface design, industrial bus isolation, low-distortion analog multiplexing, and FPGA I/O voltage translation requiring stable component supply across extended temperature ranges (−40°C to 85°C).
Supply support for SN74CBT3125CDBQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The SN74CBT3125CDBQR belongs to TI's CBT (Crosspoint Bus Transceiver) family, engineered for high-speed, low-distortion signal routing in mixed-voltage digital systems with stringent transient immunity requirements.
FAQ
What is the maximum undershoot voltage the SN74CBT3125CDBQR can withstand on its A and B ports?
The SN74CBT3125CDBQR provides active undershoot protection up to −2 V on both A and B ports. This is achieved via internal clamping circuitry that senses negative transients and forces the switch into a reliable OFF state, preventing unintended conduction or latch-up. The specification is verified per test conditions in the datasheet (VCC = 5.5 V, switch OFF, VIN = VCC or GND), and applies directly to the SN74CBT3125CDBQR in its DBQ package.
Does the SN74CBT3125CDBQR support bidirectional signal flow without direction control pins?
Yes, the SN74CBT3125CDBQR supports fully bidirectional signal flow between each A and B port pair without requiring direction control. Each of the four 1-bit switches operates as a passive analog path: when enabled (OE low), signals pass with equal impedance and delay in either direction. This eliminates timing skew and simplifies PCB layout compared to directional buffers. The SN74CBT3125CDBQR achieves this using symmetrical NMOS pass-gate topology with matched threshold characteristics.
What is the thermal performance of the SN74CBT3125CDBQR in its SSOP-16 (DBQ) package?
The SN74CBT3125CDBQR in the SSOP-16 (DBQ) package has a specified junction-to-ambient thermal resistance (θJA) of 90°C/W under standard JEDEC test conditions. This value enables reliable operation at full rated load across the −40°C to 85°C ambient range when mounted on a 2-layer PCB with typical copper pour. The DBQ package's 0.65 mm lead pitch and 1.75 mm height are optimized for thermal dissipation in space-constrained industrial modules, and the SN74CBT3125CDBQR's low ICC (3 µA max) further minimizes self-heating.
Can the SN74CBT3125CDBQR interface between 1.8-V and 5-V logic domains?
Yes, the SN74CBT3125CDBQR supports seamless interfacing between 1.8-V and 5-V logic domains. Its data I/Os tolerate 0–5.5 V regardless of VCC setting (4–5.5 V), and its control inputs accept TTL/CMOS levels-including 1.8-V logic-high signals (VIH min = 2 V). When VCC = 5 V, the SN74CBT3125CDBQR passes 1.8-V signals with minimal attenuation due to its 3 Ω ron and 5 pF Cio(OFF), making it ideal for bridging FPGA I/O banks to legacy 5-V peripherals without external level shifters.
How does the Ioff feature of the SN74CBT3125CDBQR protect system-level power sequencing?
The Ioff feature of the SN74CBT3125CDBQR limits current to 10 µA when VCC = 0 V and I/O voltages range from 0–5.5 V, preventing damaging back-current flow between powered and unpowered subsystems. During power-down sequences-such as hot-plug events or partial system resets-the SN74CBT3125CDBQR maintains isolation even if A or B ports remain energized, eliminating risk of latch-up or supply rail contamination. This behavior is characterized and guaranteed across temperature, distinguishing the SN74CBT3125CDBQR from standard bus switches lacking Ioff.
SN74CBT3125CDBQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
SN74CBT3125CDBQR FAQ
1.How can I place an order for SN74CBT3125CDBQR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3125CDBQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3125CDBQR reliable?
The price and inventory of SN74CBT3125CDBQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3125CDBQR is usually 5 days.
3.What payment methods are accepted for SN74CBT3125CDBQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3125CDBQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3125CDBQR?
SN74CBT3125CDBQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3125CDBQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3125CDBQR?
For technical support, including SN74CBT3125CDBQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3125CDBQR requirements.
6.How does Aetrix verify that SN74CBT3125CDBQR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3125CDBQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3125CDBQR meets industry standards.
7.What is the process for return or replacement of SN74CBT3125CDBQR?
All SN74CBT3125CDBQR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3125CDBQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3125CDBQR part is unused and in its original packaging.
Return procedure for SN74CBT3125CDBQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3125CDBQR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

