Texas Instruments SN74CBT3125CPW
- Part No.:
- SN74CBT3125CPW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBT3125CPW.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3125CPW from Texas Instruments is a quad 1-bit FET bus switch IC with TTL-compatible control inputs, 3 Ω typical ON-state resistance, near-zero propagation delay (0.15 ns at 5 V), and bidirectional signal routing for 0–5-V logic levels. It serves as a low-distortion signal gate in USB interface and bus isolation applications.
For engineers reviewing the SN74CBT3125CPW datasheet, SN74CBT3125CPW pinout, SN74CBT3125CPW application, or SN74CBT3125CPW equivalent, key selection criteria include undershoot protection to −2 V, Ioff-enabled partial-power-down operation, 5 pF typical OFF-state I/O capacitance, and TSSOP-14 package compatibility with high-density PCB layouts.
Technical Context
This device implements four independent single-pole single-throw (SPST) analog switches using NMOS FETs with integrated undershoot-protection circuitry on both A and B ports. Each switch is controlled by a dedicated OE input that enables bidirectional conduction when low.
It supports mixed-voltage signaling (0.8 V to 5 V) across data I/Os while accepting TTL- or CMOS-level control signals. The Ioff feature actively blocks current backflow during power-down, ensuring system-level isolation without external biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-state resistance (ron) | 3 Ω typical - ensures minimal voltage drop and signal attenuation in high-speed digital paths |
| Propagation delay (tpd) | 0.15 ns at VCC = 5 V - enables timing-critical signal gating without introducing measurable latency |
| I/O capacitance (Cio(OFF)) | 5 pF typical - reduces capacitive loading and preserves signal edge integrity in high-frequency buses |
| Supply voltage range | 4 V to 5.5 V - compatible with standard 5-V logic rails and tolerant of supply variation |
| Undershoot protection | −2 V on A/B ports - prevents false switching and latch-up during transient negative excursions |
| Ioff current | 10 µA maximum at VCC = 0 V - guarantees safe partial-power-down operation with no backfeed current |
| Control input leakage (IIN) | ±1 µA max - allows direct interfacing with low-drive CMOS/TTL outputs without pull-up/down burden |
Pinout & Package
TSSOP-14 package (PW), 5.0 mm × 4.4 mm footprint, 1.2 mm max height, 0.65 mm lead pitch, exposed thermal pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 5, 6, 7, 10, 11, 12, 14 | Data I/O (A/B pairs) | Four bidirectional switch channels: (1A/1B), (2A/2B), (3A/3B), (4A/4B); each pair connects when respective OE is low |
| 4, 8, 13, 9 | Output-enable inputs (1OE, 2OE, 3OE, 4OE) | Active-low controls - drive low to enable corresponding A↔B path; high impedance when high |
| 13 | VCC | Positive supply (4–5.5 V); powers internal switch FETs and protection circuitry |
| 7 | GND | Reference ground for all I/O and control signals; required for proper undershoot clamp operation |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional signal routing | Enables reuse of same physical trace for upstream/downstream data flow without direction control logic |
| Undershoot protection to −2 V | Prevents erroneous turn-on during negative transients common in hot-plug USB or bus arbitration events |
| Ioff partial-power-down support | Allows one subsystem to power down while maintaining isolation and preventing current injection into live sections |
| 0–5-V data I/O compatibility | Interoperates across legacy 5-V, modern 3.3-V, and low-voltage 1.8-V/1.5-V logic domains without level shifters |
| Low 5-pF OFF-state capacitance | Minimizes crosstalk and timing skew in parallel bus architectures such as address/data multiplexing |
Applications
| USB 2.0 Data Line Isolation | PCI/PCIe Slot Signal Gating |
|---|---|
|
Use Scenario: Isolating D+ and D− lines between host controller and peripheral port during hot-swap or firmware reset sequences. IC Role / Device Role / Timing Role: Bidirectional analog switch providing sub-nanosecond signal pass-through with no added jitter or duty-cycle distortion. Use Value: Prevents bus contention and ground bounce during reconfiguration while maintaining full 480-Mbps USB 2.0 signal fidelity. |
Use Scenario: Enabling/disabling legacy PCI address/data lines in multi-slot embedded systems where slot power states vary independently. IC Role / Device Role / Timing Role: Four independent 1-bit switches synchronized via separate OE lines to match per-slot enable timing. Use Value: Eliminates need for discrete MOSFET arrays and associated gate-drive circuitry, reducing BOM count and layout area. |
| Low-Voltage FPGA I/O Expansion | Industrial CAN Bus Node Isolation |
|
Use Scenario: Extending I/O count of 1.8-V FPGA banks by routing signals through 5-V tolerant SN74CBT3125CPW before level-shifting. IC Role / Device Role / Timing Role: Voltage-agnostic signal bridge supporting 0.8-V to 5-V logic thresholds on both sides of each switch. Use Value: Enables direct connection of mixed-voltage peripherals without dedicated level translators for each line. |
Use Scenario: Isolating CAN_H/CAN_L differential pairs between microcontroller and transceiver during sleep mode to reduce quiescent current. IC Role / Device Role / Timing Role: High-impedance break in CAN signal path when OE is high, blocking DC leakage while preserving ESD robustness. Use Value: Achieves <10 µA system sleep current per isolated node, meeting automotive ASAM-102 low-power requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384CPW | 8-channel, higher ron (5 Ω typ), includes power-down disable (1.8-V compatible control) | Designed for wider data buses; lacks −2-V undershoot clamp on I/Os | Select when expanding to 8-bit paths and operating below 3.3-V supply; verify undershoot margin in target environment |
| TS3A24159RGTR | 2-channel, 0.7-Ω ron, 1.65–3.6-V only, no undershoot protection, ±30-mA current rating | Optimized for portable battery-powered systems; incompatible with 5-V signaling | Choose for ultra-low ron in 1.8-/3.3-V mobile designs; avoid in 5-V or USB 2.0 applications requiring −2-V tolerance |
Compared with SN74CBT3125CPW, SN74CBTD3384CPW offers greater channel density but reduced undershoot resilience, while TS3A24159RGTR delivers lower resistance at the cost of voltage range and transient protection-making SN74CBT3125CPW the optimal choice for robust 5-V bus isolation with guaranteed −2-V fault tolerance.
Availability
SN74CBT3125CPW is available at Aetrix Electronics and suitable for USB interface design, industrial bus isolation, and low-distortion signal gating requiring stable component supply across automotive, medical, and industrial embedded programs.
Supply support for SN74CBT3125CPW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in high-reliability interface and signal-path solutions.
The SN74CBT3125C family was designed specifically for high-speed, low-distortion digital signal routing in mixed-voltage systems-emphasizing robustness against electrical transients and seamless interoperability across logic families.
FAQ
What is the maximum undershoot voltage the SN74CBT3125CPW can tolerate on its A and B ports?
The SN74CBT3125CPW provides active undershoot protection up to −2 V on both A and B ports, verified per test conditions in the SCDS122A datasheet. This capability ensures reliable OFF-state isolation during negative transients common in hot-plug interfaces like USB, preventing unintended conduction or latch-up. The protection circuitry remains functional across the full −40°C to 85°C operating temperature range.
Does the SN74CBT3125CPW support partial-power-down operation, and how is it implemented?
Yes, the SN74CBT3125CPW supports partial-power-down operation via its Ioff feature. When VCC = 0 V, the device limits Ioff current to 10 µA maximum while maintaining high-impedance isolation between all A and B ports. This prevents damaging back-current flow from live signal lines into a powered-down subsystem, enabling safe mixed-power-state system architecture without external isolation components.
What is the typical ON-state resistance of the SN74CBT3125CPW, and how does it affect signal integrity?
The SN74CBT3125CPW has a typical ON-state resistance (ron) of 3 Ω at VCC = 4.5 V and IO = 30 mA. This low resistance minimizes voltage drop and insertion loss across the switch path, preserving signal amplitude and edge rate in high-speed digital applications. At 100-MHz square waves, measured distortion remains below 3% due to this ron value combined with 12.5-pF ON-state capacitance.
Can the SN74CBT3125CPW interface directly with 1.8-V and 3.3-V logic while powered from a 5-V supply?
Yes, the SN74CBT3125CPW supports 0–5-V signaling on all data I/O pins regardless of VCC level, enabling direct interfacing with 1.8-V, 2.5-V, 3.3-V, and 5-V logic families. Its control inputs accept TTL- or CMOS-level voltages (VIL ≤ 0.8 V, VIH ≥ 2 V), allowing direct drive from 3.3-V microcontrollers even when VCC = 5 V-no level-shifting circuitry required.
What package type and dimensions does the SN74CBT3125CPW use, and what are its PCB layout considerations?
The SN74CBT3125CPW uses the TSSOP-14 (PW) package: 5.0 mm × 4.4 mm body, 1.2 mm max height, 0.65 mm lead pitch. Layout requires strict adherence to TI's PW0014A footprint-especially 0.45 mm pad width and 1.5 mm length-with solder mask defined pads and 0.125 mm stencil thickness recommended. Thermal performance relies on standard copper pour; no exposed thermal pad is present.
SN74CBT3125CPW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74CBT3125CPW FAQ
1.How can I place an order for SN74CBT3125CPW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3125CPW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3125CPW reliable?
The price and inventory of SN74CBT3125CPW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3125CPW is usually 5 days.
3.What payment methods are accepted for SN74CBT3125CPW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3125CPW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3125CPW?
SN74CBT3125CPW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3125CPW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3125CPW?
For technical support, including SN74CBT3125CPW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3125CPW requirements.
6.How does Aetrix verify that SN74CBT3125CPW is sourced from the original manufacturer or authorized distributors?
All SN74CBT3125CPW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3125CPW meets industry standards.
7.What is the process for return or replacement of SN74CBT3125CPW?
All SN74CBT3125CPW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3125CPW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3125CPW part is unused and in its original packaging.
Return procedure for SN74CBT3125CPW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3125CPW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
