Texas Instruments SN74CBT3125CRGYR
- Part No.:
- SN74CBT3125CRGYR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
SN74CBT3125CRGYR.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 14VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,644
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3125CRGYR from Texas Instruments is a quad 1-bit FET bus switch IC used for bidirectional signal gating in high-speed digital systems. It features 3 Ω typical ON-state resistance, near-zero propagation delay (0.15 ns at 5 V), undershoot protection to −2 V on A/B ports, and supports 0–5-V signaling across TTL/CMOS logic families. It enables low-distortion USB interface and bus isolation applications.
For engineers reviewing the SN74CBT3125CRGYR datasheet, SN74CBT3125CRGYR pinout, SN74CBT3125CRGYR application, or SN74CBT3125CRGYR equivalent, key selection criteria include Ioff partial-power-down capability, 5 pF OFF-state I/O capacitance, VCC range of 4–5.5 V, and RGY-packaged thermal performance (θJA = 47°C/W).
Technical Context
The SN74CBT3125CRGYR implements four independent single-pole single-throw (SPST) FET switches with separate OE control inputs (1OE–4OE). Each switch provides bidirectional conduction when its OE is low, and high-impedance isolation when OE is high - enabling flexible 1-bit or consolidated 4-bit bus routing.
Its active undershoot-protection circuitry monitors A/B port voltages and forces switch disable during −2 V transients, preventing false turn-on. The device uses Ioff to block backflow current during partial power-down, ensuring system-level isolation when VCC = 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-state resistance (ron) | 3 Ω typical - minimizes voltage drop and signal attenuation in 5-V/3.3-V data paths |
| Propagation delay (tpd) | 0.15 ns at VCC = 5 V - enables sub-nanosecond timing-critical signal gating |
| I/O capacitance (Cio(OFF)) | 5 pF typical - reduces capacitive loading and preserves signal edge integrity |
| VCC operating range | 4 V to 5.5 V - compatible with industrial 5-V rails and tolerant of supply droop |
| Undershoot protection | −2 V on A/B ports - prevents latch-up or erroneous switching during negative transients |
| Ioff leakage | 10 µA at VCC = 0 V - ensures robust isolation during partial power-down sequences |
| Control input compatibility | TTL and 5-V/3.3-V CMOS - simplifies interface with legacy and modern logic families |
Pinout & Package
VQFN package (RGY), 14-pin, 3.5 mm × 3.5 mm, 0.5 mm pitch, exposed thermal pad. Pin 1 index located at top-left corner; thermal pad must be soldered for mechanical stability and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Independent output-enable inputs | Active-low control per switch - enables granular bus segment enable/disable |
| 1A, 2A, 3A, 4A | Data input/output port A | Bidirectional terminal - connects to upstream logic or controller side |
| 1B, 2B, 3B, 4B | Data input/output port B | Bidirectional terminal - connects to downstream bus or peripheral side |
| VCC | Power supply | 4–5.5 V supply rail - powers internal FETs and protection circuitry |
| GND | Ground reference | Return path for all signals and supply current - requires low-impedance PCB connection |
Key Features
| Feature | Design Value |
|---|---|
| Undershoot protection | Active clamping to −2 V on A/B ports prevents false switching during negative transients |
| Low ON-resistance | 3 Ω typical ensures minimal insertion loss and voltage drop in high-speed data paths |
| Ultra-low propagation delay | 0.15 ns at 5 V enables use in >5 GHz-equivalent edge-rate applications |
| Ioff partial-power-down | 10 µA max Ioff blocks damaging back-current when VCC = 0 V, supporting hot-swap isolation |
| Multi-voltage I/O support | 0–5-V signaling compatibility allows interfacing between 1.2-V, 1.8-V, 2.5-V, 3.3-V, and 5-V domains |
Applications
| USB Interface Isolation | Memory Bus Segmentation |
|---|---|
Use Scenario: Isolating USB 2.0 D+/D− lines between host controller and peripheral during suspend/resume transitions. IC Role / Device Role / Timing Role: Bidirectional analog switch providing low-capacitance, low-distortion signal pass-through with undershoot immunity. Use Value: Prevents signal degradation and false triggering caused by −2 V ESD transients on USB lines while maintaining <0.2 ns delay. | Use Scenario: Segmenting DDR SDRAM address/control buses to reduce fanout and improve timing margin in multi-bank memory subsystems. IC Role / Device Role / Timing Role: Quad 1-bit switch enabling dynamic enable/disable of address lines to specific memory banks. Use Value: Reduces effective load capacitance by 5 pF per switched line, improving setup/hold timing and reducing crosstalk. |
| PCI/PCIe Slot Power Management | Industrial I/O Multiplexing |
Use Scenario: Isolating configuration registers and sideband signals between powered and unpowered PCIe slots in modular backplanes. IC Role / Device Role / Timing Role: High-impedance isolation switch activated via slot power-good signal driving OE pins. Use Value: Ioff ensures no backfeed current flows into unpowered slot sections, meeting PCI Express power sequencing requirements. | Use Scenario: Sharing a single microcontroller GPIO header across multiple sensor modules using time-multiplexed enable control. IC Role / Device Role / Timing Role: Four independent switches allowing sequential activation of analog/digital sensor interfaces. Use Value: Enables 0–5-V level translation across mixed-voltage sensors without external level shifters or voltage dividers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384CDWR | 10-bit, 3.3-V only, higher ron (6 Ω), no undershoot protection | Designed for 3.3-V-only systems; lacks −2 V transient immunity | Select when only 3.3-V operation is required and undershoot events are absent |
| SN74LVC1G3157DCKR | Single SPDT, 1.65–5.5 V, 10 Ω ron, no Ioff or undershoot protection | Lower channel count; no partial-power-down or transient protection features | Choose for simple single-line switching where Ioff and −2 V immunity are not needed |
Compared with SN74CBT3125CRGYR, SN74CBTD3384CDWR offers higher density but sacrifices undershoot protection and dual-voltage flexibility, while SN74LVC1G3157DCKR provides simpler control at the cost of isolation robustness and multi-bit integration.
Availability
SN74CBT3125CRGYR is available at Aetrix Electronics and suitable for USB interface isolation, memory bus segmentation, and industrial I/O multiplexing requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SN74CBT3125CRGYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The SN74CBT3125CRGYR belongs to TI's CBT (Crossbar Bus Transceiver) family, designed specifically for high-speed, low-distortion signal gating in mixed-voltage digital systems with stringent transient immunity requirements.
FAQ
What is the maximum undershoot voltage the SN74CBT3125CRGYR can withstand on its A/B ports?
The SN74CBT3125CRGYR provides active undershoot protection up to −2 V on both A and B ports. This is achieved via internal clamping circuitry that forces the switch into the OFF state during transient negative excursions, preventing unintended conduction. The specification is verified per test conditions in the datasheet (VCC = 5.5 V, switch OFF, VIN = VCC or GND), and applies directly to the SN74CBT3125CRGYR in its RGY package.
Does the SN74CBT3125CRGYR support partial-power-down operation, and how is it implemented?
Yes, the SN74CBT3125CRGYR supports partial-power-down via its Ioff feature. When VCC = 0 V, the device limits backflow current to ≤10 µA, preventing damage to powered sections of the system. This behavior is inherent to the FET architecture and does not require external circuitry. The Ioff specification is guaranteed across the full operating temperature range (−40°C to 85°C) for the SN74CBT3125CRGYR.
What is the typical ON-state resistance of the SN74CBT3125CRGYR, and how does it vary with supply voltage?
The SN74CBT3125CRGYR has a typical ON-state resistance (ron) of 3 Ω at VCC = 4.5 V and IO = 30 mA. At VCC = 4 V, ron increases to 8–12 Ω; at VCC = 5 V, it decreases to 5–10 Ω. These values are measured between A and B terminals under specified current conditions and reflect the FET channel's voltage-dependent conductance - critical for predicting voltage drop in 5-V and 3.3-V data paths.
Can the SN74CBT3125CRGYR be used to interface 1.8-V logic with 5-V logic, and what design considerations apply?
Yes, the SN74CBT3125CRGYR supports 0–5-V signaling on its A/B I/O ports, making it suitable for level translation between 1.8-V and 5-V domains. No external biasing is required. However, OE inputs must be driven by TTL or 5-V/3.3-V CMOS levels (VIH ≥ 2 V, VIL ≤ 0.8 V), so 1.8-V controllers must use a level-shifter or buffer to drive OE. This constraint applies specifically to the SN74CBT3125CRGYR's control interface.
What is the thermal performance of the SN74CBT3125CRGYR in its RGY package, and how does it compare to other packages?
The SN74CBT3125CRGYR in the VQFN (RGY) package has a thermal impedance θJA of 47°C/W - significantly lower than SOIC (86°C/W), SSOP (90–96°C/W), or TSSOP (113°C/W) variants. This results from the exposed thermal pad and compact 3.5 mm × 3.5 mm footprint. Proper soldering of the thermal pad to a PCB copper plane is mandatory to achieve this rating, as specified in TI's SLUA271 application note for the SN74CBT3125CRGYR.
SN74CBT3125CRGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VQFN (3.5x3.5)
SN74CBT3125CRGYR FAQ
1.How can I place an order for SN74CBT3125CRGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3125CRGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3125CRGYR reliable?
The price and inventory of SN74CBT3125CRGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3125CRGYR is usually 5 days.
3.What payment methods are accepted for SN74CBT3125CRGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3125CRGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3125CRGYR?
SN74CBT3125CRGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3125CRGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3125CRGYR?
For technical support, including SN74CBT3125CRGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3125CRGYR requirements.
6.How does Aetrix verify that SN74CBT3125CRGYR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3125CRGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3125CRGYR meets industry standards.
7.What is the process for return or replacement of SN74CBT3125CRGYR?
All SN74CBT3125CRGYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3125CRGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3125CRGYR part is unused and in its original packaging.
Return procedure for SN74CBT3125CRGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3125CRGYR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

