Texas Instruments SN74CBT3345CRGYR
- Part No.:
- SN74CBT3345CRGYR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
SN74CBT3345CRGYR.pdf
- Description:
- IC BUS SWITCH 8 X 1:1 20VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,212
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3345CRGYR from Texas Instruments is an 8-bit bidirectional FET bus switch IC with dual enable control (OE/OE), 3 Ω typical ON-state resistance, near-zero propagation delay (0.15 ns at 5 V), and undershoot protection up to −2 V on A/B ports. It operates from 4 V to 5.5 V and supports mixed-voltage signaling (0.8 V to 5 V) in USB interface and memory interleaving applications.
For engineers reviewing the SN74CBT3345CRGYR datasheet, SN74CBT3345CRGYR pinout, SN74CBT3345CRGYR application, or SN74CBT3345CRGYR equivalent, key selection criteria include Ioff partial-power-down support, 5.5 pF typical OFF-state I/O capacitance, bidirectional signal gating capability, and QFN-20 (RGY) package thermal performance (θJA = 37°C/W).
Technical Context
The SN74CBT3345CRGYR implements TTL-compatible FET switching with active undershoot-protection circuitry that senses −2 V transients on A/B ports and forces OFF-state isolation. Its dual OE inputs provide flexible enable logic: high on OE or low on OE activates bidirectional conduction between A and B ports.
It features Ioff protection for partial-power-down mode, ensuring no backflow current when VCC = 0 V, and integrates clamp diodes on all data and control inputs. The device maintains high-impedance isolation during power-up/down when OE is pulled to VCC and OE to GND via external resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-state resistance (ron) | 3 Ω typical - minimizes voltage drop and power loss in signal paths up to ±128 mA. |
| Propagation delay (tpd) | 0.15 ns at VCC = 5 V - enables high-speed digital signal routing without timing skew. |
| I/O capacitance (Cio(OFF)) | 5.5 pF typical - reduces capacitive loading and preserves signal integrity in high-frequency buses. |
| Supply voltage range | 4 V to 5.5 V - compatible with standard 5-V systems and tolerant of rail droop. |
| Undershoot protection | −2 V on A/B ports - prevents false triggering and latch-up during signal transients. |
| Ioff current | 10 µA at VCC = 0 V - blocks damaging back-current during system power sequencing. |
| Control input compatibility | TTL and 5-V/3.3-V CMOS - simplifies interface with legacy and modern logic families. |
Pinout & Package
SN74CBT3345CRGYR uses a 20-pin QFN package (RGY) with 4 mm × 4 mm body, 0.5 mm pitch, and exposed thermal pad. Pin 1 is marked by a dot; the package is RoHS-compliant and moisture-sensitive level 2 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OE, OE | Dual output-enable controls | Active-high OE or active-low OE enables bidirectional A↔B connection; both asserted oppositely disables switch. |
| A1–A8 | Port A data terminals | Bidirectional I/O pins connected to one side of the 8-bit switch array. |
| B1–B8 | Port B data terminals | Bidirectional I/O pins connected to the other side; electrically identical to A-side under ON condition. |
| VCC | Power supply | 4 V to 5.5 V supply input; powers internal circuitry and defines logic thresholds. |
| GND | Ground reference | Return path for supply and signal currents; must be low-impedance for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional signal routing | Enables same-path data flow in either direction without direction control lines-ideal for shared bus architectures. |
| Undershoot protection circuitry | Actively clamps A/B port transients to −2 V, preventing erroneous switching and protecting downstream logic during hot-plug events. |
| Ioff partial-power-down support | Guarantees high-impedance isolation and blocks reverse current when VCC = 0 V-critical for hot-swap and multi-rail systems. |
| Low ON-state resistance | 3 Ω typical ensures minimal insertion loss and preserves signal amplitude across full 0–5 V signaling range. |
| Mixed-voltage I/O compatibility | Supports 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels-enables voltage translation between heterogeneous subsystems. |
Applications
| USB Interface | Memory Interleaving |
|---|---|
Use Scenario: Isolating USB D+ and D− lines during port enumeration or cable hot-plug to prevent bus contention. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling differential signal paths with sub-nanosecond timing fidelity. Use Value: Prevents signal distortion and ground bounce using 5.5 pF OFF-capacitance and −2 V undershoot clamping during plug/unplug events. | Use Scenario: Dynamically routing address/data between two memory banks in a dual-channel DRAM controller. IC Role / Device Role / Timing Role: Low-latency 8-bit bus switch providing glitch-free address mirroring with zero added propagation delay. Use Value: Maintains timing margins with 0.15 ns tpd and 3 Ω ron, eliminating setup/hold violations in high-speed memory access cycles. |
| Bus Isolation | Low-Distortion Signal Gating |
Use Scenario: Electrically isolating a microcontroller's peripheral bus from an external expansion module during firmware updates. IC Role / Device Role / Timing Role: High-impedance gate controlled by dual OE signals to decouple domains while preserving signal integrity. Use Value: Achieves >10⁹ Ω isolation with Ioff support, preventing leakage-induced resets or spurious wakeups during partial power-down. | Use Scenario: Enabling/disabling audio or sensor analog signals in portable devices without introducing harmonic distortion. IC Role / Device Role / Timing Role: Analog-capable FET switch handling 0–5 V signals with flat frequency response due to low ron and Cio. Use Value: Delivers <0.01% THD+N via 3 Ω ron and 5.5 pF Cio(OFF), preserving dynamic range in precision analog front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3305PW | 10-bit configuration, higher ron (5 Ω typ), no undershoot protection | Lacks −2 V transient immunity; unsuitable for hot-plug USB or industrial I/O | Select only if additional bit count is required and undershoot events are absent. |
| SN74LVC1G3157DCKR | Single-pole double-throw (SPDT), 3.3-V only, 6 Ω ron | Not 8-bit; limited to point-to-point switching, not bus-wide isolation | Use for discrete signal routing-not for parallel data bus applications requiring 8-channel sync. |
Compared with SN74CBT3345CRGYR, SN74CBTD3305PW offers more channels but sacrifices undershoot resilience and ON-resistance performance, while SN74LVC1G3157DCKR provides compact SPDT control at lower voltage but cannot replace an 8-bit bidirectional bus switch in memory or USB isolation roles.
Availability
SN74CBT3345CRGYR is available at Aetrix Electronics and suitable for USB interface design, memory interleaving systems, and bus isolation circuits requiring stable component supply, RoHS compliance, and QFN thermal performance.
Supply support for SN74CBT3345CRGYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 90 years of innovation in high-reliability IC design.
The SN74CBT3345CRGYR belongs to TI's CBT (Crossbar Bus Transceiver) family, engineered for ultra-low-latency, bidirectional signal routing in mixed-voltage digital systems including computing, communications, and industrial control.
FAQ
What is the maximum undershoot voltage the SN74CBT3345CRGYR can withstand on its A and B ports?
The SN74CBT3345CRGYR provides active undershoot protection up to −2 V on both A and B ports, verified per datasheet SCDS129A. This protection is implemented via internal sensing circuitry that forces the switch into a guaranteed OFF state during transient events, preventing false conduction and safeguarding connected logic. The −2 V rating applies across the full operating temperature range (−40°C to 85°C) and is independent of VCC level within specification.
Does the SN74CBT3345CRGYR support partial-power-down operation, and how is it implemented?
Yes, the SN74CBT3345CRGYR supports partial-power-down operation via its Ioff feature. When VCC = 0 V, the device limits back-current to ≤10 µA, preventing damaging reverse current flow from live I/O lines into the unpowered IC. This behavior is intrinsic to the FET architecture and requires no external components. During Ioff operation, the A and B ports remain in high-impedance isolation, making SN74CBT3345CRGYR suitable for hot-swap and multi-rail systems where subsystems power up/down asynchronously.
What is the typical ON-state resistance of the SN74CBT3345CRGYR, and how does it affect signal integrity?
The SN74CBT3345CRGYR has a typical ON-state resistance (ron) of 3 Ω at VCC = 4.5 V and IO = 30 mA. This low ron minimizes voltage drop across the switch-less than 90 mV at 30 mA-and reduces power dissipation (<3 mW per channel). In practice, this preserves signal amplitude and edge rate in high-speed digital paths, avoids timing skew between parallel lines, and maintains impedance matching in 50-Ω systems. Measured ron remains stable across 0–5 V I/O voltage range, supporting mixed-voltage signal translation without gain error.
Can the SN74CBT3345CRGYR be used for analog signal switching, and what parameters support that use case?
Yes, the SN74CBT3345CRGYR is qualified for analog signal switching. Its 3 Ω ron ensures low insertion loss, 5.5 pF Cio(OFF) minimizes crosstalk and loading, and flat ron vs. voltage curve (0–5 V) delivers consistent performance across signal swing. The device exhibits no DC offset or switching glitches, and its FET structure provides symmetrical conduction in both directions. These characteristics make SN74CBT3345CRGYR suitable for audio routing, sensor multiplexing, and other low-distortion analog applications where bandwidth and linearity are critical.
What are the recommended power-up sequencing guidelines for reliable operation of the SN74CBT3345CRGYR?
To ensure high-impedance state during power-up or power-down, OE must be tied to VCC through a pull-up resistor and OE to GND through a pull-down resistor. TI specifies minimum resistor values based on driver strength-typically 10 kΩ suffices for standard CMOS drivers. This prevents undefined switch states that could cause bus contention or excessive current draw. The SN74CBT3345CRGYR does not require strict VCC ramp rate control, but maintaining OE/OE bias before VCC reaches 1 V ensures deterministic behavior across all temperature and process corners.
SN74CBT3345CRGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 8 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-VQFN (3.5x4.5)
SN74CBT3345CRGYR FAQ
1.How can I place an order for SN74CBT3345CRGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3345CRGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3345CRGYR reliable?
The price and inventory of SN74CBT3345CRGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3345CRGYR is usually 5 days.
3.What payment methods are accepted for SN74CBT3345CRGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3345CRGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3345CRGYR?
SN74CBT3345CRGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3345CRGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3345CRGYR?
For technical support, including SN74CBT3345CRGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3345CRGYR requirements.
6.How does Aetrix verify that SN74CBT3345CRGYR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3345CRGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3345CRGYR meets industry standards.
7.What is the process for return or replacement of SN74CBT3345CRGYR?
All SN74CBT3345CRGYR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3345CRGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3345CRGYR part is unused and in its original packaging.
Return procedure for SN74CBT3345CRGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3345CRGYR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

