Texas Instruments SN74CBT3383CDGVR
- Part No.:
- SN74CBT3383CDGVR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TFSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBT3383CDGVR.pdf
- Description:
- IC BUS FET EXCH SW 5X2:2 24TVSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3383CDGVR from Texas Instruments is a 10-bit high-speed FET bus-exchange switch with bidirectional data flow, 3 Ω typical ON-state resistance (ron), −2 V undershoot protection on A/B ports, and 8 pF typical OFF-state I/O capacitance. It enables low-distortion signal gating in PCI interfaces and memory interleaving applications.
For engineers reviewing the SN74CBT3383CDGVR datasheet, SN74CBT3383CDGVR pinout, SN74CBT3383CDGVR application, or SN74CBT3383CDGVR equivalent, key selection criteria include its 0.15 ns propagation delay at 5 V, Ioff partial-power-down support, 4–5.5 V VCC range, and TVSOP-24 (DGV) package compatibility with 5-V/3.3-V CMOS and TTL control inputs.
Technical Context
The SN74CBT3383CDGVR implements a dual 5-bit bus-exchange architecture controlled by BE (bus-enable) and BX (exchange-select) inputs. When BE is low, it establishes bidirectional paths between A and B ports; when high, it forces high-impedance isolation. The internal FET switches feature active undershoot-protection circuitry that maintains OFF-state integrity during −2 V transients.
It supports mixed-voltage signaling (0–5 V) across data I/Os while accepting TTL- or CMOS-level control signals. Its Ioff specification ensures no backflow current during partial power-down, and latch-up immunity exceeds 100 mA per JESD78 Class II - critical for robust bus isolation in industrial and computing systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4 V to 5.5 V - compatible with standard 5-V logic rails and tolerant of supply droop |
| ron (Typ) | 3 Ω - minimizes voltage drop and signal attenuation in high-speed digital paths |
| tpd (Max) | 0.24 ns at 4 V - enables sub-nanosecond timing-critical switching without added latency |
| Cio(OFF) | 8 pF typical - reduces capacitive loading and preserves signal edge integrity on isolated buses |
| Undershoot Protection | −2 V on A/B ports - prevents false triggering and latch-up during negative transient events |
| Ioff | 10 µA max at VCC = 0 - blocks damaging current flow during system power sequencing |
| VI/O Range | 0 to 5.5 V - supports interoperability across 0.8-V to 5-V logic families without level shifters |
Pinout & Package
SN74CBT3383CDGVR is housed in a 24-pin Thin Very Small Outline Package (TVSOP) with 0.4 mm lead pitch, optimized for high-density PCB layouts and automated assembly. Its thermal impedance is 86°C/W (θJA), consistent with JEDEC-standard DGV footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1B1–5B1, 1B2–5B2 | B-side data I/O terminals | Five bidirectional signal pairs per B port; support full 10-bit exchange routing |
| 1A1–5A1, 1A2–5A2 | A-side data I/O terminals | Corresponding A-port pairs; connected to B ports based on BE/BX logic state |
| BE (Pin 1) | Bus-enable control input | Active-low enable: drives all switches ON when low; forces high-Z when high |
| BX (Pin 2) | Exchange-select control input | Determines cross-connect mapping: L = A1↔B1/A2↔B2; H = A1↔B2/A2↔B1 |
| VCC (Pin 12) | Power supply | Supplies internal FET bias; must be stable within 4–5.5 V for guaranteed ron and tpd performance |
| GND (Pin 11) | Ground reference | Common return path for all I/O and control signals; critical for undershoot clamp diode operation |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional low-latency switching | 0.15 ns typical propagation delay at 5 V enables real-time bus arbitration without timing budget penalty |
| Active undershoot protection | Hardware-clamp circuitry holds switch OFF during −2 V transients - eliminates need for external TVS diodes |
| Mixed-voltage I/O compatibility | 0–5.5 V data I/O range allows direct interface with 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families |
| Ioff partial-power-down support | 10 µA max leakage at VCC = 0 prevents backfeeding and ensures safe hot-insertion in modular backplanes |
| Low ON-resistance flatness | 3–6 Ω over full VI/O range - maintains consistent signal integrity across varying logic thresholds |
Applications
| PCI Interface | Memory Interleaving |
|---|---|
Use Scenario: Isolating legacy PCI add-in cards from motherboard resources during hot-swap or configuration changes. IC Role / Device Role / Timing Role: Bidirectional bus-exchange switch enabling dynamic reconfiguration of address/data lines without signal distortion. Use Value: 8 pF Cio(OFF) and 3 Ω ron preserve PCI timing margins and reduce crosstalk-induced setup/hold violations. | Use Scenario: Routing memory request/response traffic between dual-channel DDR controllers and shared SDRAM banks. IC Role / Device Role / Timing Role: High-speed signal gate managing bank-select and command-line handshaking with sub-ns delay. Use Value: 0.15 ns tpd and 0–5.5 V VI/O range allow seamless integration across mixed-voltage memory subsystems. |
| Bus Isolation | Low-Distortion Signal Gating |
Use Scenario: Electrically isolating debug interfaces (e.g., JTAG, SWD) from main processor domain during firmware updates. IC Role / Device Role / Timing Role: Controlled high-impedance barrier activated via BE pin to prevent noise coupling and ground bounce. Use Value: Ioff < 10 µA at VCC = 0 ensures zero current injection during partial power-down sequences. | Use Scenario: Enabling/disabling analog sensor signal paths in precision data acquisition systems using digital control. IC Role / Device Role / Timing Role: Low-capacitance, low-ron analog switch for clean signal routing without harmonic distortion. Use Value: Cio(ON) = 18.5 pF and flat ron profile maintain THD < −80 dB across audio and instrumentation bandwidths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus-exchange switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3383CDBQR | SSOP-24 (DBQ) package; higher θJA (61°C/W); identical electrical specs and pinout | Preferred for through-hole prototyping or legacy SSOP footprints; lower thermal resistance than DGV | Select when board layout requires SSOP-24 or thermal management prioritizes lower junction-to-ambient resistance |
| SN74CBT3383CPWR | TSSOP-24 (PW) package; θJA = 88°C/W; same logic function and timing specs | Suitable for cost-sensitive consumer designs where TVSOP's fine-pitch handling is impractical | Choose when assembly infrastructure favors TSSOP or when slightly higher thermal resistance is acceptable |
Compared with SN74CBT3383CDGVR, the DBQ variant offers better thermal performance in space-constrained industrial modules, while the PW variant provides broader manufacturing compatibility - neither is pin-compatible due to differing package outlines and land patterns, requiring PCB redesign.
Availability
SN74CBT3383CDGVR is available at Aetrix Electronics and suitable for PCI interface design, memory interleaving architectures, and bus isolation circuits requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SN74CBT3383CDGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74CBT3383CDGVR belongs to TI's CBT (Crosspoint Bus Transceiver) family, engineered for high-fidelity, low-latency digital signal routing in computing and data infrastructure applications.
FAQ
What is the maximum undershoot voltage the SN74CBT3383CDGVR can tolerate on its A and B ports?
The SN74CBT3383CDGVR tolerates up to −2 V undershoot on both A and B ports thanks to integrated active undershoot-protection circuitry. This feature ensures the switch remains reliably OFF during negative transients, preventing unintended conduction and protecting downstream logic. The specification is verified per test conditions in the official datasheet (SCDS175), with VIKU = −2 V measured at VCC = 5 V and switch OFF. SN74CBT3383CDGVR does not require external clamping components for this level of protection.
Does the SN74CBT3383CDGVR support partial-power-down operation, and how is it implemented?
Yes, the SN74CBT3383CDGVR supports partial-power-down operation via its Ioff feature. When VCC = 0 V, leakage current is limited to 10 µA maximum, preventing damaging backflow current from live I/O lines into the unpowered device. This behavior is intrinsic to the FET switch architecture and requires no external circuitry. The Ioff specification ensures safe hot-plug capability in modular systems - a key requirement for SN74CBT3383CDGVR in backplane and field-upgradeable equipment.
What is the propagation delay of the SN74CBT3383CDGVR, and under what conditions is it specified?
The SN74CBT3383CDGVR has a maximum propagation delay (tpd) of 0.24 ns at VCC = 4 V and 0.15 ns at VCC = 5 V, measured between A and B ports under loaded conditions. These values reflect the RC time constant formed by the typical 3 Ω ON-state resistance and a defined load capacitance, assuming an ideal zero-impedance driver. The delay is bidirectional and independent of signal direction - a core advantage of its FET-based topology. SN74CBT3383CDGVR delivers this performance across its full operating temperature range (−40°C to 85°C).
Can the SN74CBT3383CDGVR interface directly with 1.8-V or 2.5-V logic families?
Yes, the SN74CBT3383CDGVR supports direct interfacing with 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families on its data I/O ports (A and B sides). Its VI/O range extends from 0 to 5.5 V, and its control inputs accept TTL or 5-V/3.3-V CMOS levels - eliminating the need for external level translators. This multi-voltage capability is built into the silicon design and confirmed across all recommended operating conditions. SN74CBT3383CDGVR maintains specified ron and tpd performance regardless of I/O voltage level.
What package type and footprint does the SN74CBT3383CDGVR use, and what are its key mechanical attributes?
The SN74CBT3383CDGVR uses a 24-pin Thin Very Small Outline Package (TVSOP) with drawing code DGV, featuring a 0.4 mm lead pitch and body dimensions of 4.4 mm × 5.0 mm × 1.2 mm. It is supplied in tape-and-reel format (2000 units per reel) with Q1 pin-1 quadrant orientation. The package is RoHS-compliant, green (low-halogen), and rated MSL Level-2 (260°C peak reflow). Its θJA is 86°C/W - a value validated per JESD51-7 - making SN74CBT3383CDGVR suitable for thermally dense compute and networking PCBs.
SN74CBT3383CDGVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 24-TFSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Bus FET Exchange Switch
- Circuit:
- 5 x 2:2
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TVSOP
SN74CBT3383CDGVR FAQ
1.How can I place an order for SN74CBT3383CDGVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3383CDGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3383CDGVR reliable?
The price and inventory of SN74CBT3383CDGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3383CDGVR is usually 5 days.
3.What payment methods are accepted for SN74CBT3383CDGVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3383CDGVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3383CDGVR?
SN74CBT3383CDGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3383CDGVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3383CDGVR?
For technical support, including SN74CBT3383CDGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3383CDGVR requirements.
6.How does Aetrix verify that SN74CBT3383CDGVR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3383CDGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3383CDGVR meets industry standards.
7.What is the process for return or replacement of SN74CBT3383CDGVR?
All SN74CBT3383CDGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3383CDGVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3383CDGVR part is unused and in its original packaging.
Return procedure for SN74CBT3383CDGVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3383CDGVR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

