My Inquiry
My Account
Texas Instruments SN74CBT3384ADW
- Part No.:
- SN74CBT3384ADW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SN74CBT3384ADW.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,085
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3384ADW from Texas Instruments is a 10-bit FET bus switch in SOIC-24 package, featuring 5 Ω typical on-state resistance, TTL-compatible control inputs (VIH = 2 V, VIL = 0.8 V), and sub-1 ns propagation delay (tpd = 0.25 ns at VCC = 5 V). It enables high-speed bidirectional data routing in memory expansion and address/data bus isolation applications.
For engineers reviewing the SN74CBT3384ADW datasheet, SN74CBT3384ADW pinout, SN74CBT3384ADW application, or SN74CBT3384ADW equivalent, key selection criteria include on-resistance matching, OE-controlled dual 5-bit channel isolation, 4–5.5 V supply operation, and SOIC-24 thermal performance (θJA = 46°C/W).
Technical Context
The SN74CBT3384ADW implements two independent 5-bit FET-based analog switches with separate active-low output-enable (1OE, 2OE) controls. Each switch connects port A to port B when its OE is low, presenting high-impedance (Z) between ports when OE is high.
Its architecture delivers rail-to-rail signal pass-through with no level-shifting, supports hot-swap capability due to Ioff protection, and maintains signal integrity via low capacitance (Cio(OFF) = 4.5 pF) and minimal charge injection - critical for low-distortion digital bus switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω typical - ensures minimal voltage drop and signal attenuation across switched paths at 30 mA current. |
| Propagation delay (tpd) | 0.25 ns at VCC = 5 V - enables sub-nanosecond timing alignment in high-speed parallel interfaces. |
| Supply voltage (VCC) | 4 V to 5.5 V - compatible with 5 V TTL and mixed-voltage system backplanes. |
| Input threshold (VIH/VIL) | 2 V / 0.8 V - guarantees reliable recognition of standard TTL logic levels without external biasing. |
| Off-state capacitance (Cio) | 4.5 pF - minimizes capacitive loading and crosstalk during disabled states in dense PCB layouts. |
| Operating temperature | −40°C to +85°C - validated for industrial-grade embedded and computing equipment environments. |
| Package thermal resistance | θJA = 46°C/W (SOIC-DW) - supports sustained 128 mA channel current without derating in standard FR-4 layouts. |
Pinout & Package
SN74CBT3384ADW uses a 24-pin SOIC (DW) package with 0.65 mm lead pitch, 7.5 mm body width, and 15.4 mm length per TI mechanical drawing MSSO002E. Pin 1 is located at the top-left corner with index area marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE | Active-low enable inputs | Control respective 5-bit switch sections; low = conductive path between A/B ports. |
| 1A1–1A5, 2A1–2A5 | Port A terminals (Group 1 & 2) | Primary bidirectional signal interface nodes; connect to upstream logic or memory buses. |
| 1B1–1B5, 2B1–2B5 | Port B terminals (Group 1 & 2) | Secondary bidirectional signal interface nodes; route to downstream peripherals or expansion slots. |
| VCC | Power supply | Supplies internal FET gate drive and level translation; must be decoupled locally. |
| GND | Ground reference | Common return for all signal and power paths; requires low-inductance connection. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 5-bit switching | Enables selective isolation of two distinct bus segments (e.g., CPU address vs. data lines) using separate OE controls. |
| 5 Ω low on-resistance | Reduces IR drop and timing skew across multi-bit paths, preserving setup/hold margins in 50 MHz+ parallel buses. |
| TTL-compatible inputs | Eliminates need for level translators when interfacing with legacy 5 V microcontrollers or FPGA I/O banks. |
| High-impedance off-state | Prevents signal contention and back-driving during power sequencing or hot-plug events in modular systems. |
| Hot-swap capable (Ioff) | Blocks current flow when VCC = 0 V, allowing safe insertion/removal while other system rails remain active. |
Applications
| Memory Expansion Interface | PCI/ISA Bus Isolation |
|---|---|
Use Scenario: Adding SRAM or Flash memory to a microcontroller with limited address/data pins by time-multiplexing bus access. IC Role / Device Role / Timing Role: Bidirectional bus switch that routes shared address/data lines between MCU and multiple memory devices under OE control. Use Value: Enables zero-wait-state memory access with <0.3 ns added delay and no additional glue logic or latches. | Use Scenario: Isolating legacy PCI or ISA peripheral cards from main system bus during configuration or fault conditions. IC Role / Device Role / Timing Role: High-speed analog switch providing galvanic separation between host bridge and add-in card signals. Use Value: Prevents bus lockup and allows dynamic reconfiguration without resetting the entire system. |
| Test Access Port Multiplexing | Embedded JTAG Boundary Scan |
Use Scenario: Sharing a single JTAG debug port among multiple ASICs or FPGAs on a board via multiplexed TDI/TDO/TMS/TCK lines. IC Role / Device Role / Timing Role: Low-capacitance, low-resistance signal router enabling sequential access to each device's TAP controller. Use Value: Reduces debug connector count and PCB layer usage while maintaining IEEE 1149.1 timing compliance up to 25 MHz. | Use Scenario: Inserting boundary scan cells into high-density interconnect paths where direct probe access is physically obstructed. IC Role / Device Role / Timing Role: Transparent signal pass-through element placed inline with scan chain segments to extend test coverage. Use Value: Preserves scan clock edge integrity with <5 pF loading and avoids false fails caused by excessive trace capacitance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384ADWR | Includes bus-hold circuitry on all I/Os; higher ICC (10 μA max); same pinout and ron. | Eliminates external pull-ups in floating-bus scenarios but adds static current overhead. | Select when input stability during tri-state periods is required without discrete resistors. |
| 74LVC1G3157DCKR | Single-pole double-throw (SPDT) switch; 3.3 V only; 6 Ω ron; 5-pin SC70 package. | Not scalable to 10-bit; suited for point-to-point signal routing rather than parallel bus management. | Choose for space-constrained 3.3 V designs needing one-channel flexibility, not multi-bit isolation. |
Compared with SN74CBT3384ADW, SN74CBTD3384ADWR adds bus-hold functionality at the cost of higher quiescent current, while 74LVC1G3157DCKR offers compact SPDT switching but lacks parallel bit-width and 5 V tolerance - making SN74CBT3384ADW optimal for industrial 5 V bus isolation where density and voltage compatibility are primary constraints.
Availability
SN74CBT3384ADW is available at Aetrix Electronics and suitable for memory expansion interfaces, PCI/ISA bus isolation, JTAG multiplexing, and embedded boundary-scan applications requiring stable component supply and long-term industrial lifecycle support.
Supply support for SN74CBT3384ADW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74CBT3384ADW belongs to TI's CBT (Crosspoint Bus Transceiver) logic family, engineered specifically for low-latency, high-fidelity digital bus switching in legacy and mixed-voltage computing systems.
FAQ
What is the maximum continuous current rating per channel for the SN74CBT3384ADW?
The SN74CBT3384ADW supports a continuous channel current of 128 mA per switched path, verified under absolute maximum ratings. This rating applies across the full operating temperature range (−40°C to +85°C) and ensures robust performance in high-drive parallel bus applications without thermal derating in standard SOIC-DW layouts.
Does the SN74CBT3384ADW support hot-swap operation?
Yes, the SN74CBT3384ADW supports hot-swap operation due to its Ioff protection feature, which disables current flow when VCC = 0 V. This allows safe insertion or removal of daughterboards or memory modules while other system rails remain powered - a key requirement in modular industrial controllers using the SN74CBT3384ADW for bus segmentation.
Can the SN74CBT3384ADW operate with a 3.3 V supply?
No, the SN74CBT3384ADW requires a minimum VCC of 4 V per recommended operating conditions. Its TTL-compatible inputs (VIH = 2 V min) and internal FET threshold design are optimized for 5 V systems. For 3.3 V operation, consider TI's LVC-series alternatives like SN74LVC1G3157, not the SN74CBT3384ADW.
What is the pin 1 marking convention for the SN74CBT3384ADW SOIC package?
The SN74CBT3384ADW uses standard SOIC-DW marking: "CBT3384A" appears adjacent to pin 1, which is identified by a beveled corner or index notch on the package top edge. The device follows JEDEC MO-150 registration and TI mechanical drawing MSSO002E for precise PCB land pattern alignment.
How does the SN74CBT3384ADW handle unused control inputs?
All unused control inputs (1OE, 2OE) on the SN74CBT3384ADW must be held at either VCC or GND to prevent floating states that could cause erratic switching or increased ICC. TI recommends tying them directly to VCC for default-on behavior or to GND for default-off - consistent with SCBA004 application guidance referenced in the SN74CBT3384ADW datasheet.
SN74CBT3384ADW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
SN74CBT3384ADW FAQ
1.How can I place an order for SN74CBT3384ADW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3384ADW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3384ADW reliable?
The price and inventory of SN74CBT3384ADW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3384ADW is usually 5 days.
3.What payment methods are accepted for SN74CBT3384ADW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3384ADW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3384ADW?
SN74CBT3384ADW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3384ADW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3384ADW?
For technical support, including SN74CBT3384ADW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3384ADW requirements.
6.How does Aetrix verify that SN74CBT3384ADW is sourced from the original manufacturer or authorized distributors?
All SN74CBT3384ADW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3384ADW meets industry standards.
7.What is the process for return or replacement of SN74CBT3384ADW?
All SN74CBT3384ADW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3384ADW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3384ADW part is unused and in its original packaging.
Return procedure for SN74CBT3384ADW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3384ADW Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
