Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT3384ADWR

Name: SN74CBT3384ADWR
Brand: Texas Instruments
SKU: SN74CBT3384ADWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT3384ADWR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-SOIC (0.295", 7.50mm Width)

Datasheet:: SN74CBT3384ADWR.pdf

Description:: IC BUS SWITCH 5 X 1:1 24SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:236

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT3384ADWR from Texas Instruments is a 10-bit FET bus switch IC organized as two independent 5-bit switches with separate OE controls, featuring 5 Ω on-state resistance, TTL-compatible inputs, and sub-0.35 ns propagation delay at 4 V supply. It enables high-speed bidirectional signal routing in memory expansion, data multiplexing, and hot-swap I/O isolation applications.

For engineers reviewing the SN74CBT3384ADWR datasheet, SN74CBT3384ADWR pinout, SN74CBT3384ADWR application, or SN74CBT3384ADWR equivalent, key selection factors include its dual 5-bit channel architecture, 4–5.5 V operating range, 128 mA continuous channel current rating, and SOIC-24 package compatibility with standard PCB layout practices.

Technical Context

The SN74CBT3384ADWR implements two independent 5-bit FET-based analog switches controlled by separate OE inputs-1OE governs ports 1A/1B (pins 1–11), and 2OE governs ports 2A/2B (pins 13–24). Each switch operates in true bidirectional mode with no internal directionality or level-shifting circuitry.

Its core switching behavior follows a simple logic: low OE enables conduction (A↔B path closed, r_on = 5–7 Ω), while high OE forces high-impedance isolation (Z state) between A and B ports. No internal pull-ups, clamps, or ESD protection beyond inherent FET gate oxide limits are integrated.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_on)	5–7 Ω at VCC = 4.5 V, 30 mA - ensures minimal voltage drop and signal distortion for 3.3 V/5 V digital buses.
Propagation delay (t_pd)	0.25 ns at VCC = 5 V, CL = 50 pF - supports >1 GHz signal edge rates without timing degradation.
Supply voltage range	4 V to 5.5 V - compatible with both 3.3 V I/O systems (with 5 V tolerant inputs) and legacy 5 V logic rails.
Input voltage thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2 V - guarantees reliable TTL-level recognition across temperature and process variation.
Channel current rating	128 mA continuous - sufficient for driving multiple CMOS loads or short traces without thermal derating.
Off-state capacitance (C_io(OFF))	4.5 pF at VO = 3 V - minimizes capacitive loading and crosstalk when switch is disabled.
Operating temperature	−40°C to +85°C - validated for industrial-grade embedded control and communications equipment.

Pinout & Package

SN74CBT3384ADWR uses a 24-pin SOIC (DW) package measuring 7.5 mm × 15.4 mm × 2.35 mm (max height), with 0.65 mm lead pitch and gull-wing leads. Pin 1 is located at the top-left corner with index marking adjacent to lead 1.

Pin/Terminal	Circuit Role	Design Meaning
1OE	Output-enable input for first 5-bit switch (1A1–1A5 ↔ 1B1–1B5)	Active-low control: drives switch ON when logic low; high-impedance when logic high.
2OE	Output-enable input for second 5-bit switch (2A1–2A5 ↔ 2B1–2B5)	Independent active-low control enabling isolated enable/disable of second bus segment.
1A1–1A5, 2A1–2A5	Port A terminals (first and second 5-bit groups)	Bidirectional signal nodes connected directly to internal FET channels; no internal biasing.
1B1–1B5, 2B1–2B5	Port B terminals (first and second 5-bit groups)	Electrically identical to Port A; fully symmetrical I/O with no direction assignment.
VCC	Positive supply rail	Must be decoupled locally; powers internal FET gates and level translators; no internal regulation.
GND	Ground reference	Common return for all signals and supply; shared with all switch paths and control logic.

Key Features

Feature	Design Value
Dual independent 5-bit bus switches	Enables simultaneous but isolated control of two data paths-e.g., CPU address/data separation or redundant I/O routing.
5 Ω typical on-resistance	Reduces insertion loss and maintains signal integrity for high-speed parallel buses up to 100 MHz clock domains.
TTL-compatible control inputs	Eliminates need for level shifters when interfacing with legacy microcontrollers or FPGA I/O banks configured for TTL thresholds.
Sub-nanosecond propagation delay	Preserves timing margins in critical data paths such as memory address latching or test access port (TAP) signal routing.
High off-isolation (>50 dB typical)	Prevents signal bleed-through during hot-plug events or power sequencing mismatches between subsystems.

Applications

Memory Expansion Interface	Data Multiplexing
Use Scenario: Expanding 16-bit data bus from microcontroller to external SRAM or Flash using shared address/data lines. IC Role / Device Role / Timing Role: Bidirectional bus switch isolating memory data lines during address setup and enabling clean data transfer during read/write cycles. Use Value: Eliminates need for discrete transceivers or complex bus arbitration logic while maintaining full 10-bit data throughput at system clock speeds.	Use Scenario: Routing sensor data from multiple ADCs to a single processor input via time-division multiplexing. IC Role / Device Role / Timing Role: Low-latency analog/digital signal path selector synchronized with processor sampling clock edges. Use Value: Enables deterministic signal routing with <0.3 ns skew between channels-critical for phase-coherent multi-channel acquisition.
Hot-Swap I/O Isolation	Legacy Bus Bridging
Use Scenario: Safely inserting/removing peripheral cards in industrial backplane systems without disrupting main controller operation. IC Role / Device Role / Timing Role: High-impedance barrier inserted between live backplane and card edge connector until power and reset stabilization completes. Use Value: Prevents bus contention and ground bounce during insertion; supports IEEE 1101.10-compliant hot-swap sequences.	Use Scenario: Interfacing modern 3.3 V SoC peripherals with legacy 5 V ISA or PCI-X expansion slots. IC Role / Device Role / Timing Role: Voltage-tolerant bidirectional pass-gate translating logic levels without active buffering or direction control. Use Value: Maintains signal fidelity across mixed-voltage domains while avoiding timing jitter introduced by level-shifter propagation delays.

Memory Expansion Interface

Data Multiplexing

Use Scenario: Expanding 16-bit data bus from microcontroller to external SRAM or Flash using shared address/data lines.

IC Role / Device Role / Timing Role: Bidirectional bus switch isolating memory data lines during address setup and enabling clean data transfer during read/write cycles.

Use Value: Eliminates need for discrete transceivers or complex bus arbitration logic while maintaining full 10-bit data throughput at system clock speeds.

Use Scenario: Routing sensor data from multiple ADCs to a single processor input via time-division multiplexing.

IC Role / Device Role / Timing Role: Low-latency analog/digital signal path selector synchronized with processor sampling clock edges.

Use Value: Enables deterministic signal routing with <0.3 ns skew between channels-critical for phase-coherent multi-channel acquisition.

Hot-Swap I/O Isolation

Legacy Bus Bridging

Use Scenario: Safely inserting/removing peripheral cards in industrial backplane systems without disrupting main controller operation.

IC Role / Device Role / Timing Role: High-impedance barrier inserted between live backplane and card edge connector until power and reset stabilization completes.

Use Value: Prevents bus contention and ground bounce during insertion; supports IEEE 1101.10-compliant hot-swap sequences.

Use Scenario: Interfacing modern 3.3 V SoC peripherals with legacy 5 V ISA or PCI-X expansion slots.

IC Role / Device Role / Timing Role: Voltage-tolerant bidirectional pass-gate translating logic levels without active buffering or direction control.

Use Value: Maintains signal fidelity across mixed-voltage domains while avoiding timing jitter introduced by level-shifter propagation delays.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FET bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD3384ADWR	Includes 25 Ω series resistors on all I/O pins for ESD/current limiting; otherwise identical pinout and function.	Better suited for noisy environments or direct board-edge connections where transient suppression is required.	Select SN74CBTD3384ADWR if board-level ESD immunity exceeds ±8 kV contact per IEC 61000-4-2.
74LVC1G3157DCKR	Single-pole double-throw (SPDT) 2-channel switch; 5 V tolerant, 6 Ω r_on, SC70-6 package.	Limited to 2-bit routing; not scalable to 10-bit parallel paths; unsuitable for bus-wide enable control.	Choose only for point-to-point signal switching where density and cost outweigh channel count requirements.

Compared with SN74CBT3384ADWR, SN74CBTD3384ADWR adds built-in current limiting but increases propagation delay by ~0.15 ns; 74LVC1G3157DCKR offers smaller footprint and lower static current but lacks multi-bit coordination and bus-level isolation capability.

Availability

SN74CBT3384ADWR is available at Aetrix Electronics and suitable for industrial control systems, memory interface designs, and hot-swap peripheral modules requiring stable component supply across extended lifecycle deployments.

Supply support for SN74CBT3384ADWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in industrial, automotive, and communications markets.

The SN74CBT3384ADWR belongs to TI's CBT (Crosspoint Bus Transceiver) family-designed specifically for ultra-low-latency, high-fidelity digital signal routing in memory subsystems and modular backplane architectures.

FAQ

What is the maximum continuous current rating per channel for SN74CBT3384ADWR?

The SN74CBT3384ADWR supports up to 128 mA continuous channel current per switch path, verified under recommended operating conditions (VCC = 4–5.5 V, TA = −40°C to +85°C). This rating applies individually to each of the ten bidirectional channels and assumes adequate PCB copper area for thermal dissipation. Exceeding this current may cause localized heating and increased on-resistance drift in SN74CBT3384ADWR.

Does SN74CBT3384ADWR support 3.3 V-only operation?

SN74CBT3384ADWR requires a minimum VCC of 4 V per its recommended operating conditions, so it does not support standalone 3.3 V rail operation. However, its TTL-compatible inputs accept VIH ≥ 2 V and VIL ≤ 0.8 V, allowing direct interface with 3.3 V logic outputs when powered from a 5 V supply. The SN74CBT3384ADWR itself must be supplied with 4–5.5 V to guarantee specified r_on, timing, and drive strength.

Can SN74CBT3384ADWR be used for analog signal switching?

Yes-SN74CBT3384ADWR functions as a bidirectional analog switch with flat r_on response and no internal DC bias. It passes signals from DC to >100 MHz with minimal distortion, provided peak voltage stays within −0.5 V to VCC + 0.5 V and current remains below 128 mA. Its 4.5 pF off-capacitance and 5–7 Ω on-resistance make SN74CBT3384ADWR suitable for low-frequency analog multiplexing, though not for precision audio or RF applications.

What is the pin 1 location and orientation for SN74CBT3384ADWR?

SN74CBT3384ADWR uses a standard SOIC-24 (DW) package with pin 1 located at the top-left corner of the device body, identified by a small circular or rectangular index mark adjacent to lead 1. The pin numbering proceeds counter-clockwise: pins 1–12 along the top edge, pins 13–24 along the bottom edge. This matches JEDEC MO-150 and TI's DW package drawing MSSO002E.

Is SN74CBT3384ADWR RoHS compliant and lead-free?

Yes-SN74CBT3384ADWR is RoHS compliant with lead-free NIPDAU (Nickel/Palladium/Gold) terminal finish, rated MSL Level-1 at 260°C peak reflow, and qualified for industrial temperature range (−40°C to +85°C). Its packaging complies with TI's standard environmental specifications, and the part marking "CBT3384A" appears on the top surface of every SN74CBT3384ADWR unit.

SN74CBT3384ADWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBT

Package/Case:: 24-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 5 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-SOIC

SN74CBT3384ADWR FAQ

1.How can I place an order for SN74CBT3384ADWR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT3384ADWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT3384ADWR reliable?

The price and inventory of SN74CBT3384ADWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3384ADWR is usually 5 days.

3.What payment methods are accepted for SN74CBT3384ADWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3384ADWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT3384ADWR?

SN74CBT3384ADWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT3384ADWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT3384ADWR?

For technical support, including SN74CBT3384ADWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3384ADWR requirements.

6.How does Aetrix verify that SN74CBT3384ADWR is sourced from the original manufacturer or authorized distributors?

All SN74CBT3384ADWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3384ADWR meets industry standards.

7.What is the process for return or replacement of SN74CBT3384ADWR?

All SN74CBT3384ADWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3384ADWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT3384ADWR part is unused and in its original packaging.

Return procedure for SN74CBT3384ADWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…