Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT3384CDWR

Name: SN74CBT3384CDWR
Brand: Texas Instruments
SKU: SN74CBT3384CDWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT3384CDWR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-SOIC (0.295", 7.50mm Width)

Datasheet:: SN74CBT3384CDWR.pdf

Description:: IC BUS SWITCH 5 X 1:1 24SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,965

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT3384CDWR from Texas Instruments is a 10-bit TTL-compatible FET bus switch organized as two independent 5-bit switches, featuring near-zero propagation delay (0.15 ns at 5 V), low ON-state resistance (3 Ω typical), and bidirectional signal flow. It supports 0–5-V signaling across mixed-voltage systems and enables bus isolation in PCI interfaces and memory interleaving applications.

For engineers reviewing the SN74CBT3384CDWR datasheet, SN74CBT3384CDWR pinout, SN74CBT3384CDWR application, or SN74CBT3384CDWR equivalent, key selection criteria include undershoot protection to −2 V, I_off-enabled partial-power-down operation, high-impedance isolation during power-off, and SOIC-24 package compatibility with industrial temperature range (−40°C to 85°C).

Technical Context

The SN74CBT3384CDWR implements dual 5-bit FET-based analog/digital bus switches with separate OE controls (1OE, 2OE), enabling independent enable/disable of each 5-bit segment. Its active undershoot-protection circuitry monitors A/B port voltages and forces OFF-state retention when undershoot events below −2 V occur.

Each switch channel uses low-threshold FETs with matched ON-resistance (3–6 Ω) and minimal input/output capacitance (C_io(OFF) = 5 pF typical), ensuring low signal distortion and fast switching (t_en/t_dis ≤ 4.5 ns). The device operates from 4 V to 5.5 V and supports TTL- and CMOS-level control inputs.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4 V to 5.5 V - Enables direct interface with 5-V logic and tolerance for supply droop in industrial systems.
ron (Typical)	3 Ω - Minimizes voltage drop and power loss during signal pass-through; critical for low-distortion analog/digital gating.
tpd (Max)	0.24 ns at 4 V - Near-zero propagation delay preserves signal integrity in high-speed bus applications like PCI.
Cio(OFF)	5 pF typical - Reduces capacitive loading on driven buses, limiting crosstalk and timing skew in dense PCB layouts.
Ioff	10 µA at VCC = 0 - Prevents backflow current during partial power-down, protecting powered subsystems from damage.
Undershoot Protection	−2 V on A/B ports - Maintains OFF-state integrity during transient negative excursions, eliminating need for external clamps.
VI/O Range	0 to 5.5 V - Supports mixed-voltage signaling (0.8 V to 5 V) without level shifters, simplifying interconnect between legacy and modern logic.

Pinout & Package

SN74CBT3384CDWR is housed in a 24-pin SOIC (DW) package with 300-mil body width, 1.27-mm lead pitch, and RoHS-compliant NiPdAu finish. MSL Level-1 rating allows unlimited floor life and reflow at 260°C peak.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE	Output-enable control inputs	Active-low enables respective 5-bit switch banks; tie to VCC via pull-up for power-up high-impedance safety.
1A1–1A5, 2A1–2A5	Port A data terminals	Input/output nodes for first/second 5-bit switch bank; bidirectional with no direction control required.
1B1–1B5, 2B1–2B5	Port B data terminals	Paired bidirectional counterparts to A-port pins; connected internally via low-Ron FETs when OE is low.
GND, VCC	Power supply terminals	Single-supply operation; VCC powers internal clamp diodes and undershoot protection circuitry.

Key Features

Feature	Design Value
Undershoot protection	−2 V clamping on all A/B I/Os ensures robustness against ground bounce and ESD-induced transients without external components.
Bidirectional zero-delay switching	0.15 ns tpd at 5 V enables transparent signal routing in real-time bus architectures without added latency.
Ioff partial-power-down support	10 µA leakage at VCC = 0 guarantees safe isolation between powered and unpowered system domains.
Low capacitive loading	5 pF off-state I/O capacitance minimizes trace reflection and timing jitter in high-frequency parallel buses.
Mixed-voltage I/O compatibility	0–5.5 V VI/O range allows direct connection to 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families.

Applications

PCI Bus Isolation	Memory Interleaving Interface
Use Scenario: Isolating PCI add-in card data lines from motherboard during hot-plug or fault conditions. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling/disabling 10-bit PCI data path under OE control with sub-nanosecond latency. Use Value: Prevents signal contention and backdrive during insertion/removal while maintaining full 33-MHz PCI timing compliance.	Use Scenario: Routing address/data between dual memory banks in interleaved DRAM controllers. IC Role / Device Role / Timing Role: Low-Ron analog switch providing glitch-free signal transfer between memory channels with matched propagation delay. Use Value: Eliminates timing skew between interleaved banks, preserving burst read/write coherency and bandwidth efficiency.
Low-Distortion Signal Gating	Legacy-to-Modern Logic Interface
Use Scenario: Enabling/disabling analog sensor signals or clock distribution paths in test equipment. IC Role / Device Role / Timing Role: High-fidelity analog switch with 5-pF Cio(OFF) and 3-Ω ron minimizing harmonic distortion and insertion loss. Use Value: Preserves signal fidelity up to 100 MHz without requiring impedance matching or buffering stages.	Use Scenario: Bridging 3.3-V FPGA I/O to 5-V microcontroller peripherals in industrial control modules. IC Role / Device Role / Timing Role: Voltage-tolerant bidirectional translator supporting 0–5.5-V I/O swing without level-shifting circuitry. Use Value: Reduces BOM count and layout area by replacing discrete MOSFET translators or dedicated level shifters.

PCI Bus Isolation

Memory Interleaving Interface

Use Scenario: Isolating PCI add-in card data lines from motherboard during hot-plug or fault conditions.

IC Role / Device Role / Timing Role: Bidirectional bus switch enabling/disabling 10-bit PCI data path under OE control with sub-nanosecond latency.

Use Value: Prevents signal contention and backdrive during insertion/removal while maintaining full 33-MHz PCI timing compliance.

Use Scenario: Routing address/data between dual memory banks in interleaved DRAM controllers.

IC Role / Device Role / Timing Role: Low-Ron analog switch providing glitch-free signal transfer between memory channels with matched propagation delay.

Use Value: Eliminates timing skew between interleaved banks, preserving burst read/write coherency and bandwidth efficiency.

Low-Distortion Signal Gating

Legacy-to-Modern Logic Interface

Use Scenario: Enabling/disabling analog sensor signals or clock distribution paths in test equipment.

IC Role / Device Role / Timing Role: High-fidelity analog switch with 5-pF Cio(OFF) and 3-Ω ron minimizing harmonic distortion and insertion loss.

Use Value: Preserves signal fidelity up to 100 MHz without requiring impedance matching or buffering stages.

Use Scenario: Bridging 3.3-V FPGA I/O to 5-V microcontroller peripherals in industrial control modules.

IC Role / Device Role / Timing Role: Voltage-tolerant bidirectional translator supporting 0–5.5-V I/O swing without level-shifting circuitry.

Use Value: Reduces BOM count and layout area by replacing discrete MOSFET translators or dedicated level shifters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD3384CDWR	Includes 5-V tolerant control inputs but adds 3.3-V-only I/O translation; higher ron (5 Ω typical) and Cio(OFF) (7 pF).	Designed for 3.3-V core systems interfacing to 5-V peripherals; lacks −2-V undershoot protection.	Select when strict 3.3-V domain isolation is required and undershoot events are absent.
SN74LVC1G3157DCKR	Single-pole double-throw (SPDT) switch; lower integration (1-channel), smaller SC70-6 package, ron = 5 Ω typical.	Targeted at point-of-load signal routing rather than multi-bit bus isolation; no Ioff or undershoot protection.	Choose for space-constrained single-signal gating where full 10-bit switching is unnecessary.

Compared with SN74CBT3384CDWR, SN74CBTD3384CDWR trades undershoot immunity for tighter voltage-domain control, while SN74LVC1G3157DCKR sacrifices channel count and system-level protection features for footprint reduction-neither offers pin-compatible replacement without redesign.

Availability

SN74CBT3384CDWR is available at Aetrix Electronics and suitable for PCI interface design, memory interleaving systems, and low-distortion signal gating applications requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for SN74CBT3384CDWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in industrial, automotive, and communications markets.

The SN74CBT3384CDWR belongs to TI's CBT (Crossbar Bus Technology) family, engineered for high-speed, low-distortion digital and analog signal routing in mixed-voltage computing and peripheral interfaces.

FAQ

What is the maximum undershoot voltage the SN74CBT3384CDWR can withstand on its A/B ports?

The SN74CBT3384CDWR provides active undershoot protection up to −2 V on both A and B ports, as verified in the absolute maximum ratings and undershoot characteristics tables of the SCDS132A datasheet. This feature ensures the switch remains reliably in the OFF state during ground-bounce transients, eliminating risk of latch-up or false conduction without external clamping diodes. The SN74CBT3384CDWR achieves this via integrated sensing circuitry that detects sub-0-V excursions and disables the internal FETs.

Does the SN74CBT3384CDWR support partial-power-down operation, and how is it implemented?

Yes, the SN74CBT3384CDWR supports partial-power-down operation via its Ioff specification: leakage current remains ≤10 µA when VCC = 0 V and I/O voltages range from 0 to 5.5 V. This prevents damaging back-current flow from live buses into unpowered sections of a system. The SN74CBT3384CDWR achieves this through internal circuitry that isolates the switch FETs from the power rail during shutdown, making it suitable for hot-swap and modular power architectures.

What is the ON-state resistance (ron) of the SN74CBT3384CDWR, and how does it vary with operating conditions?

The SN74CBT3384CDWR has a typical ON-state resistance of 3 Ω at VCC = 4.5 V, IO = 30 mA, and VI = 0 V, with a maximum of 6 Ω across the recommended operating range. At VCC = 4 V and IO = −15 mA, ron rises to 8–12 Ω. This variation reflects FET channel resistance dependence on gate drive strength; the SN74CBT3384CDWR maintains consistent low-rón performance across 4–5.5 V supply, enabling predictable voltage drop (<100 mV at 30 mA) in signal-path applications.

Can the SN74CBT3384CDWR be used for analog signal switching, and what parameters support this capability?

Yes, the SN74CBT3384CDWR is qualified for analog signal switching due to its low 5-pF off-state I/O capacitance (Cio(OFF)), 3-Ω typical ron, and flat frequency response up to 100 MHz. Its bidirectional architecture, absence of direction pins, and rail-to-rail VI/O support (0–5.5 V) allow transparent AC/DC coupling of audio, clock, or sensor signals. The SN74CBT3384CDWR's low charge injection (<0.5 pC) and minimal THD-implied by low Cio and ron-make it suitable for precision analog gating without external buffering.

What package type and thermal characteristics apply to the SN74CBT3384CDWR?

The SN74CBT3384CDWR uses a 24-pin SOIC (DW) package with 300-mil width, 1.27-mm pitch, and 46°C/W junction-to-ambient thermal resistance (θJA). Its RoHS-compliant NiPdAu lead finish and MSL Level-1 rating permit unlimited floor life and single-reflow at 260°C peak. The SN74CBT3384CDWR's compact footprint and proven thermal performance support reliable operation in enclosed industrial enclosures up to 85°C ambient, with derating guidance provided in TI's DW-package thermal models.

SN74CBT3384CDWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBT

Package/Case:: 24-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 5 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-SOIC

SN74CBT3384CDWR FAQ

1.How can I place an order for SN74CBT3384CDWR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT3384CDWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT3384CDWR reliable?

The price and inventory of SN74CBT3384CDWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3384CDWR is usually 5 days.

3.What payment methods are accepted for SN74CBT3384CDWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3384CDWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT3384CDWR?

SN74CBT3384CDWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT3384CDWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT3384CDWR?

For technical support, including SN74CBT3384CDWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3384CDWR requirements.

6.How does Aetrix verify that SN74CBT3384CDWR is sourced from the original manufacturer or authorized distributors?

All SN74CBT3384CDWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3384CDWR meets industry standards.

7.What is the process for return or replacement of SN74CBT3384CDWR?

All SN74CBT3384CDWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3384CDWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT3384CDWR part is unused and in its original packaging.

Return procedure for SN74CBT3384CDWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…