Texas Instruments SN74CBT3384CPWR
- Part No.:
- SN74CBT3384CPWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBT3384CPWR.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3384CPWR from Texas Instruments is a high-speed TTL-compatible 10-bit FET bus switch organized as two independent 5-bit bidirectional switches, featuring 3 Ω typical ON-state resistance (ron), near-zero propagation delay (0.15 ns at VCC = 5 V), and undershoot protection up to −2 V on A/B ports - used for PCI interface signal gating and memory interleaving in industrial control backplanes.
For engineers reviewing the SN74CBT3384CPWR datasheet, SN74CBT3384CPWR pinout, SN74CBT3384CPWR application, or SN74CBT3384CPWR equivalent, key selection criteria include Ioff partial-power-down support, 0–5-V data I/O level compatibility, 5-pF typical OFF-state input/output capacitance, and TSSOP-24 package thermal performance (θJA = 88°C/W).
Technical Context
The SN74CBT3384CPWR implements dual 5-bit FET-based analog/digital bus switches with separate 1OE and 2OE enable controls. Each switch channel operates bidirectionally with no direction pin, relying on voltage-level transparency between A and B ports when enabled.
Its active undershoot-protection circuitry monitors A/B port voltages and forces the switch into high-impedance state during −2 V transients, while Ioff functionality prevents backflow current during partial power-down - critical for hot-swap and mixed-voltage system designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-state resistance (ron) | 3 Ω typical - minimizes voltage drop and signal distortion under 64 mA load, enabling clean 5-V logic switching. |
| Propagation delay (tpd) | 0.15 ns at VCC = 5 V - supports >1 GHz signal integrity in high-speed bus isolation applications. |
| OFF-state I/O capacitance (Cio(OFF)) | 5 pF typical - reduces capacitive loading on driven buses, preserving edge rates in multi-drop systems. |
| VCC operating range | 4 V to 5.5 V - ensures compatibility with 5-V TTL and mixed-supply 4.5-V industrial rails. |
| Ioff leakage current | 10 µA at VCC = 0 V - guarantees safe isolation during power sequencing without external biasing. |
| Data I/O voltage range | 0 V to 5.5 V - supports interoperability across 0.8-V to 5-V logic families without level shifters. |
| Undershoot protection limit | −2 V on A/B ports - prevents false turn-on and latch-up during negative transient events in noisy environments. |
Pinout & Package
TSSOP-24 package (PW), 7.9 mm × 4.5 mm × 1.2 mm max height, lead pitch 0.65 mm, moisture sensitivity level 1 (unlimited reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE | Active-low output-enable control | Drives corresponding 5-bit switch ON (low) or OFF (high); TTL/CMOS compatible with 0.8 V VIH min. |
| 1A1–1A5, 2A1–2A5 | Port A data terminals | Input/output nodes for first and second 5-bit switch banks; bidirectional, 0–5.5 V tolerant. |
| 1B1–1B5, 2B1–2B5 | Port B data terminals | Paired bidirectional I/Os mirroring A-side; identical electrical specs and undershoot protection. |
| VCC, GND | Power supply and reference | VCC supplies internal FET bias; GND establishes common return - both required for Ioff and clamp diode operation. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional zero-delay switching | 0.15 ns tpd enables transparent signal pass-through without timing skew in clock/data paths. |
| Undershoot protection circuitry | Detects −2 V transients on A/B ports and forces automatic OFF-state hold, eliminating external clamping diodes. |
| Ioff partial-power-down support | Blocks current backflow when VCC = 0 V, allowing safe insertion/removal in live backplane systems. |
| Low 5-pF OFF-state capacitance | Minimizes bus loading and crosstalk in high-density memory or PCI-X routing layouts. |
| Multi-voltage I/O compatibility | 0–5.5 V signaling range accommodates 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families on same bus. |
Applications
| PCI Interface Signal Gating | Memory Interleaving Control |
|---|---|
Use Scenario: Isolating legacy PCI add-in cards from host bridge during configuration cycles to prevent bus contention. IC Role / Device Role / Timing Role: Bidirectional 10-bit bus switch enabling/disabling data path between PCI slot and controller with sub-nanosecond latency. Use Value: Eliminates need for discrete MOSFET arrays and level shifters while maintaining signal integrity across 33 MHz PCI timing budgets. |
Use Scenario: Dynamically routing address/data lines between dual SDRAM banks in embedded controllers with bank-select arbitration. IC Role / Device Role / Timing Role: Dual 5-bit switch providing low-latency, low-capacitance path selection between memory banks and CPU bus. Use Value: Reduces inter-bank access delay by 0.15 ns per switch stage and avoids signal degradation from long trace stubs. |
| Industrial Backplane Bus Isolation | Low-Distortion Analog Signal Gating |
Use Scenario: Segmenting modular I/O modules on 24-V powered PLC backplanes to prevent fault propagation during field wiring errors. IC Role / Device Role / Timing Role: High-impedance isolation device activated only during module initialization or diagnostics. Use Value: Ioff and −2 V undershoot protection ensure safe hot-swap operation without system reset or latch-up risk. |
Use Scenario: Enabling/disabling analog sensor signals (e.g., ±10 V industrial transducers) in multiplexed DAQ front-ends. IC Role / Device Role / Timing Role: Low-ron, low-Cio analog switch preserving bandwidth and THD in DC–10 MHz signal paths. Use Value: 3 Ω ron and 5 pF Cio(OFF) maintain <0.01% gain error and >80 dB channel-to-channel isolation at 1 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384CPWR | Includes 3.3-V tolerant control inputs (VIH = 2 V max), higher ICC (10 µA), same ron/Cio specs. | Better suited for mixed 3.3-V/5-V control domains where OE drivers lack 5-V tolerance. | Select when OE signals originate from 3.3-V microcontrollers without level translation. |
| SN74LVC1G3157DCKR | Single-pole double-throw (SPDT) 2-channel switch, 5.5-V max, 6 Ω ron, 10 pF Cio(OFF), SC70-6 package. | Limited to 2-bit routing; lacks dual 5-bit structure and undershoot protection. | Use only for point-to-point signal gating where density and full bus width are not required. |
Compared with SN74CBT3384CPWR, SN74CBTD3384CPWR offers enhanced control-input voltage flexibility but higher quiescent current, while SN74LVC1G3157DCKR trades bus-width capability and protection features for ultra-small footprint - making SN74CBT3384CPWR optimal for 10-bit, high-reliability, mixed-voltage bus isolation.
Availability
SN74CBT3384CPWR is available at Aetrix Electronics and suitable for PCI interface design, memory interleaving architectures, and industrial backplane bus isolation requiring stable component supply across extended temperature ranges (−40°C to 85°C).
Supply support for SN74CBT3384CPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of innovation in high-reliability interface and signal-path components.
The SN74CBT3384CPWR belongs to TI's CBT (Crossbar Bus Transceiver) logic family, engineered for high-speed, low-distortion digital and analog signal routing in computing, industrial automation, and communications infrastructure.
FAQ
What is the maximum undershoot voltage the SN74CBT3384CPWR can withstand on its A/B ports?
The SN74CBT3384CPWR provides active undershoot protection up to −2 V on both A and B ports, as verified in the absolute maximum ratings and undershoot characteristics sections of the official datasheet. This protection is implemented via internal sensing circuitry that forces the switch into high-impedance state during transient events, preventing unintended conduction. The SN74CBT3384CPWR maintains this rating across its full operating temperature range (−40°C to 85°C) and VCC range (4 V to 5.5 V).
Does the SN74CBT3384CPWR support partial-power-down operation, and how is it implemented?
Yes, the SN74CBT3384CPWR supports partial-power-down operation via its Ioff feature, which limits leakage current to 10 µA when VCC = 0 V and data I/Os are biased between 0 V and 5.5 V. This is achieved through internal transistor biasing that disables current paths between ports during power-off conditions. The SN74CBT3384CPWR meets JESD 78 Class II latch-up immunity (>100 mA), ensuring robustness in hot-swap and modular system designs where power sequencing is non-uniform.
What is the typical ON-state resistance (ron) of the SN74CBT3384CPWR, and under what conditions is it measured?
The SN74CBT3384CPWR has a typical ON-state resistance (ron) of 3 Ω, measured at VCC = 4.5 V with VI = 0 V and IO = 30 mA, or at VCC = 4 V with VI = 2.4 V and IO = −15 mA. This value reflects the voltage drop across the A–B channel under defined load conditions and is confirmed in the electrical characteristics table. The SN74CBT3384CPWR maintains ron ≤ 6 Ω across its full recommended operating range, ensuring predictable signal attenuation in high-speed digital and analog routing applications.
Can the SN74CBT3384CPWR be used with 1.8-V or 2.5-V logic families, and what ensures compatibility?
Yes, the SN74CBT3384CPWR supports 0–5-V signaling levels on its data I/Os, explicitly covering 0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V logic families. Compatibility is ensured by rail-to-rail input/output voltage tolerance, low 5-pF OFF-state capacitance (minimizing loading), and TTL/CMOS-compatible control inputs (VIH = 2 V min, VIL = 0.8 V max). The SN74CBT3384CPWR requires no external level shifters when interfacing mixed-voltage buses, as confirmed in the "Data I/Os Support 0 to 5-V Signaling Levels" specification.
What package type and thermal characteristics apply to the SN74CBT3384CPWR?
The SN74CBT3384CPWR is packaged in a TSSOP-24 (PW) outline measuring 7.9 mm × 4.5 mm × 1.2 mm max height, with 0.65 mm lead pitch and moisture sensitivity level 1 (unlimited reflow). Its thermal impedance is θJA = 88°C/W under JEDEC-standard PCB conditions, as documented in the absolute maximum ratings table. This package supports high-density surface-mount assembly and is validated for industrial temperature operation (−40°C to 85°C), with NIPDAU lead finish and RoHS compliance confirmed in TI's packaging addendum.
SN74CBT3384CPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
SN74CBT3384CPWR FAQ
1.How can I place an order for SN74CBT3384CPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3384CPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3384CPWR reliable?
The price and inventory of SN74CBT3384CPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3384CPWR is usually 5 days.
3.What payment methods are accepted for SN74CBT3384CPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3384CPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3384CPWR?
SN74CBT3384CPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3384CPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3384CPWR?
For technical support, including SN74CBT3384CPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3384CPWR requirements.
6.How does Aetrix verify that SN74CBT3384CPWR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3384CPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3384CPWR meets industry standards.
7.What is the process for return or replacement of SN74CBT3384CPWR?
All SN74CBT3384CPWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3384CPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3384CPWR part is unused and in its original packaging.
Return procedure for SN74CBT3384CPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3384CPWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

