Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT3384DWR

Name: SN74CBT3384DWR
Brand: Texas Instruments
SKU: SN74CBT3384DWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT3384DWR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: SN74CBT3384DWR.pdf

Description:: BUS DRIVER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:19,846

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT3384DWR from Texas Instruments is a 10-bit TTL-compatible bus crossbar switch with dual 5-bit independent switching paths, 5 Ω typical on-resistance, <0.25 ns propagation delay, and operation over 0°C to 70°C. It enables high-speed bidirectional data routing in memory expansion, FPGA I/O bridging, and logic-level translation applications.

For engineers reviewing the SN74CBT3384DWR datasheet, SN74CBT3384DWR pinout, SN74CBT3384DWR application, or SN74CBT3384DWR equivalent, key selection criteria include OE-controlled isolation timing (1–8.5 ns enable/disable), low-capacitance switching (6 pF off-state), and compatibility with 5-V TTL signaling levels without level-shifting circuitry.

Technical Context

The SN74CBT3384DWR implements two independent 5-bit bidirectional analog/digital switches controlled by separate OE1 and OE2 inputs. Each switch path exhibits symmetrical conduction with no directionality-signals pass equally from A-to-B or B-to-A when enabled.

Its architecture avoids active logic gates; instead, it uses transmission-gate topology with NMOS-only pass transistors biased for low R_ON and minimal charge injection. This enables true rail-to-rail analog signal switching while maintaining TTL-compatible control thresholds (V_IL = 0.8 V, V_VIH = 2 V).

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.75 V to 5.25 V - Ensures stable operation within standard 5-V TTL supply tolerance.
R_ON (typ)	5 Ω - Enables sub-1-ns propagation delay with 50-pF load; preserves signal integrity in high-speed buses.
t_pd	0.25 ns (max) - Measured A↔B; supports >1 GHz effective switching bandwidth in low-capacitance paths.
t_en/t_dis	1 ns to 8.5 ns - OE-controlled turn-on/turn-off latency determines minimum bus arbitration window.
C_io(OFF)	6 pF - Limits crosstalk and loading when adjacent channels are disabled.
I_O (continuous)	128 mA - Supports driving multiple TTL loads or short PCB traces without derating.
Operating Temp	0°C to 70°C - Qualified for commercial-grade embedded systems and industrial control panels.

Pinout & Package

SN74CBT3384DWR is packaged in a 24-pin SOIC (DW package), 7.5 mm × 15.4 mm body, 1.27 mm pitch, with standard JEDEC MS-013AC footprint. Pin 12 is GND; Pin 13 is VCC.

Pin/Terminal	Circuit Role	Design Meaning
OE1	Output-enable control for bits A1–A5 ↔ B1–B5	Active-low; asserts low-impedance path only when OE1 = L; decouples timing domains between port groups.
OE2	Output-enable control for bits A6–A10 ↔ B6–B10	Independent of OE1; enables asymmetric bus partitioning (e.g., CPU address vs. data lanes).
A1–A10	Port A input/output terminals	Bidirectional; no internal pull-ups/downs; requires external termination if used as open-drain interface.
B1–B10	Port B input/output terminals	Electrically identical to A-side; supports hot-swap insertion when both OEs are high (Z-state isolation).
VCC	Positive supply	Must be bypassed with ≥0.1 µF ceramic capacitor near Pin 13 to suppress switching noise.
GND	Ground reference	Shared return for all signal paths; layout must minimize inductance to avoid ground bounce during simultaneous switching.

Key Features

Feature	Design Value
5-Ω low on-resistance	Minimizes voltage drop and timing skew across 10-bit parallel paths at 100+ MHz data rates.
Dual independent OE controls	Allows selective activation of upper/lower 5-bit segments-critical for partial bus width adaptation in microcontroller interfaces.
TTL-compatible I/O levels	Eliminates need for external level shifters when interfacing with legacy 5-V logic families (e.g., 74LS, 74ALS).
6-pF off-state capacitance	Reduces capacitive loading on inactive channels, preserving signal rise/fall times in dense multi-channel layouts.
0.25-ns propagation delay	Enables cycle-accurate data routing in synchronous bus architectures without added clock skew compensation.

Applications

Memory Expansion Interface	FPGA I/O Bridging
Use Scenario: Expanding address/data bus width between microcontroller and external SRAM/Flash using shared physical traces. IC Role / Device Role / Timing Role: Bidirectional 10-bit bus switch isolating master and slave during access arbitration; OE1/OE2 timed to match memory read/write strobes. Use Value: Eliminates bus contention without glue logic; maintains full 5-V TTL drive strength across extended trace lengths.	Use Scenario: Connecting heterogeneous I/O banks on Xilinx Spartan or Intel Cyclone FPGAs to legacy 5-V peripheral ICs. IC Role / Device Role / Timing Role: Level-agnostic signal router enabling mixed-voltage system integration without dedicated level translators per line. Use Value: Reduces BOM count and PCB area versus discrete MOSFET-based solutions; supports hot-plug reconfiguration via OE control.
Logic-Level Translation	Test Equipment Signal Routing
Use Scenario: Interfacing 3.3-V ASIC outputs to 5-V test instrumentation inputs while preserving signal fidelity. IC Role / Device Role / Timing Role: Passive analog switch providing galvanic isolation between voltage domains; no DC bias required. Use Value: Avoids timing jitter introduced by active translators; supports DC-coupled signals up to 100 MHz.	Use Scenario: Automated test fixture routing multiple DUT signals to shared oscilloscope or logic analyzer channels. IC Role / Device Role / Timing Role: Reconfigurable signal matrix enabling sequential or parallel stimulus/response capture without manual patching. Use Value: Enables software-defined channel mapping; 128-mA current rating supports driving 50-Ω coaxial cables directly.

Memory Expansion Interface

FPGA I/O Bridging

Use Scenario: Expanding address/data bus width between microcontroller and external SRAM/Flash using shared physical traces.

IC Role / Device Role / Timing Role: Bidirectional 10-bit bus switch isolating master and slave during access arbitration; OE1/OE2 timed to match memory read/write strobes.

Use Value: Eliminates bus contention without glue logic; maintains full 5-V TTL drive strength across extended trace lengths.

Use Scenario: Connecting heterogeneous I/O banks on Xilinx Spartan or Intel Cyclone FPGAs to legacy 5-V peripheral ICs.

IC Role / Device Role / Timing Role: Level-agnostic signal router enabling mixed-voltage system integration without dedicated level translators per line.

Use Value: Reduces BOM count and PCB area versus discrete MOSFET-based solutions; supports hot-plug reconfiguration via OE control.

Logic-Level Translation

Test Equipment Signal Routing

Use Scenario: Interfacing 3.3-V ASIC outputs to 5-V test instrumentation inputs while preserving signal fidelity.

IC Role / Device Role / Timing Role: Passive analog switch providing galvanic isolation between voltage domains; no DC bias required.

Use Value: Avoids timing jitter introduced by active translators; supports DC-coupled signals up to 100 MHz.

Use Scenario: Automated test fixture routing multiple DUT signals to shared oscilloscope or logic analyzer channels.

IC Role / Device Role / Timing Role: Reconfigurable signal matrix enabling sequential or parallel stimulus/response capture without manual patching.

Use Value: Enables software-defined channel mapping; 128-mA current rating supports driving 50-Ω coaxial cables directly.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD3384DWR	Includes bus-hold circuitry on all I/O pins; higher ICC (200 µA typ); same R_ON, t_pd, and pinout.	Preferred where floating inputs must be avoided without external pull resistors (e.g., unconnected test points).	Select SN74CBTD3384DWR only if bus-hold functionality is required; otherwise SN74CBT3384DWR offers lower quiescent power.
QS3384PAG	Functionally equivalent per datasheet; same 5-Ω R_ON, 0.25-ns t_pd, and dual-OE architecture; offered in TSSOP-24 (PW package).	Used in space-constrained designs requiring thinner profile (1.2 mm max height vs. DW's 2.65 mm).	Choose QS3384PAG for height-sensitive applications; SN74CBT3384DWR preferred for thermal performance (1.6 W P_D vs. 0.7 W).

Compared with SN74CBTD3384DWR and QS3384PAG, the SN74CBT3384DWR delivers optimal balance of low static power (50 µA ICC), proven thermal dissipation in SOIC, and direct compatibility with legacy 5-V board designs-making it the default choice for cost-sensitive, thermally stable commercial systems.

Availability

SN74CBT3384DWR is available at Aetrix Electronics and suitable for memory expansion interfaces, FPGA I/O bridging, logic-level translation, and automated test equipment requiring stable component supply and long-term manufacturability.

Supply support for SN74CBT3384DWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.

The SN74CBT3384DWR belongs to TI's CBT (CrossBar Transistor) logic family, engineered specifically for high-speed, low-latency bus switching in 5-V digital systems where propagation delay and signal integrity are critical.

FAQ

What is the maximum continuous current rating per channel for SN74CBT3384DWR?

The SN74CBT3384DWR supports up to 128 mA continuous channel current per switched path, as specified in its Absolute Maximum Ratings table. This rating applies under steady-state conditions with proper PCB thermal relief and ambient temperature ≤55°C. Exceeding this limit risks junction overheating and long-term reliability degradation. The SN74CBT3384DWR does not include internal current limiting, so external design must ensure compliance.

Does SN74CBT3384DWR require external pull-up or pull-down resistors on its I/O pins?

No, the SN74CBT3384DWR has no internal bus-hold or weak pull resistors. Its A and B pins are purely passive transmission gates with high-impedance states when disabled. External pull resistors are required only if signal lines must be held to defined logic states during OE-high isolation-designers must add them based on system noise immunity requirements. The SN74CBT3384DWR itself imposes no such requirement.

Can SN74CBT3384DWR operate with a 3.3-V supply?

No, the SN74CBT3384DWR is specified only for 4.75 V to 5.25 V VCC operation per its Recommended Operating Conditions. Applying 3.3 V violates the minimum supply requirement and results in undefined switching behavior, elevated R_ON, and potential failure to meet TTL input thresholds. For 3.3-V systems, consider TI's SN74CB3Q3384 or compatible low-voltage alternatives-not the SN74CBT3384DWR.

What is the function of the dual OE inputs (OE1 and OE2) on SN74CBT3384DWR?

The dual OE inputs on SN74CBT3384DWR independently control two 5-bit switch groups: OE1 enables/disables A1–A5 ↔ B1–B5, and OE2 controls A6–A10 ↔ B6–B10. This allows segmented bus management-for example, isolating address lines (A1–A5) from data lines (A6–A10) during memory access cycles. The SN74CBT3384DWR leverages this to reduce timing conflicts in multi-function parallel interfaces.

Is SN74CBT3384DWR suitable for analog signal switching applications?

Yes-the SN74CBT3384DWR uses NMOS-only transmission gates with rail-to-rail analog capability, supporting DC-coupled signals up to its 128-mA current and 5-V supply limits. Its 5-Ω R_ON and 6-pF off-capacitance make it viable for audio-frequency and low-MHz analog routing, provided signal swing remains within VCC–GND. However, the SN74CBT3384DWR is not characterized for THD or bandwidth beyond digital switching specs, so verify performance empirically for precision analog use.

SN74CBT3384DWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

SN74CBT3384DWR FAQ

1.How can I place an order for SN74CBT3384DWR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT3384DWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT3384DWR reliable?

The price and inventory of SN74CBT3384DWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3384DWR is usually 5 days.

3.What payment methods are accepted for SN74CBT3384DWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3384DWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT3384DWR?

SN74CBT3384DWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT3384DWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT3384DWR?

For technical support, including SN74CBT3384DWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3384DWR requirements.

6.How does Aetrix verify that SN74CBT3384DWR is sourced from the original manufacturer or authorized distributors?

All SN74CBT3384DWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3384DWR meets industry standards.

7.What is the process for return or replacement of SN74CBT3384DWR?

All SN74CBT3384DWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3384DWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT3384DWR part is unused and in its original packaging.

Return procedure for SN74CBT3384DWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…