Texas Instruments SN74CBT3861DBQR
- Part No.:
- SN74CBT3861DBQR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
SN74CBT3861DBQR.pdf
- Description:
- IC BUS SW 10 X 1:1 24SSOP/QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:7,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBT3861DBQR from Texas Instruments is a 10-bit FET bus switch IC with 5-Ω on-state resistance, TTL-compatible input levels, and single OE control enabling/disabling all channels simultaneously. It operates from 4 V to 5.5 V over –40°C to 85°C and is used in high-speed data path isolation for memory expansion, peripheral multiplexing, and hot-swap I/O buffering.
For engineers reviewing the SN74CBT3861DBQR datasheet, SN74CBT3861DBQR pinout, SN74CBT3861DBQR application, or SN74CBT3861DBQR equivalent, key selection criteria include on-resistance matching across A/B ports, propagation delay under 0.35 ns at 4 V, OE-controlled bidirectional isolation, and SSOP-24 thermal performance (θJA = 61°C/W).
Technical Context
This device implements ten independent NMOS transmission gates controlled by a single active-low output-enable (OE) signal. When OE is low, each An–Bn pair forms a low-impedance bidirectional path; when OE is high, both ports enter high-impedance states with <5 pF off-capacitance.
It uses TTL-level compatible inputs (VIL ≤ 0.8 V, VIH ≥ 2 V) and supports rail-to-rail analog/digital signal switching up to 128 mA per channel. The internal FET structure ensures latch-up immunity exceeding 250 mA per JESD 17.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω typical at VCC = 4.5 V, enabling minimal voltage drop and signal distortion in 3.3 V/5 V data buses |
| Propagation delay (tpd) | 0.35 ns max at VCC = 4 V, supporting >1 GHz signal integrity in high-speed parallel interfaces |
| Off-state capacitance (Cio(OFF)) | 5 pF max, reducing crosstalk and loading on adjacent traces during disabled state |
| Supply voltage range | 4 V to 5.5 V, compatible with standard 5 V logic systems and tolerant of 4.5 V minimum operation |
| Operating temperature | –40°C to 85°C, qualified for industrial-grade embedded control and instrumentation applications |
| Input leakage current | ±1 µA max, ensuring stable OE control without external pull-up/pull-down in most configurations |
| Thermal resistance θJA | 61°C/W for DBQ package, defining maximum power dissipation limits under natural convection |
Pinout & Package
SN74CBT3861DBQR is housed in a 24-pin SSOP (Shrink Small Outline Package) with 0.65 mm lead pitch, 7.9 mm × 6.2 mm body size, and 1.2 mm max height. The package features no internal connection (NC) on Pin 1 and Pin 24, and exposes GND (Pin 11) and VCC (Pin 12) adjacent to OE (Pin 13) for low-noise enable control routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (NC) | No internal connection | Unused pad; must remain unconnected or grounded per layout guidelines to avoid parasitic coupling |
| Pins 2–10 (A1–A9) | Port A input/output terminals | Bidirectional signal paths tied to upstream logic or memory address/data lines |
| Pin 11 (GND) | Ground reference | Primary return path for switch current and OE logic; requires low-inductance PCB connection |
| Pin 12 (VCC) | Power supply | Supplies gate drive and bias for all ten FETs; requires local 0.1 µF ceramic decoupling |
| Pin 13 (OE) | Active-low output enable | Global control: low = connect A↔B, high = isolate both ports with high-Z |
| Pins 14–22 (B1–B9) | Port B input/output terminals | Bidirectional signal paths routed to downstream peripherals or bus segments |
| Pin 23 (A10) | Port A bit 10 | Completes 10-bit width; aligned with B10 (Pin 24) for full bus coverage |
| Pin 24 (B10) | Port B bit 10 | Final channel pairing; matches A10 for symmetrical 10-bit data path implementation |
Key Features
| Feature | Design Value |
|---|---|
| Low on-state resistance | 5 Ω typical ensures <50 mV drop at 10 mA, preserving logic high/low margins in 5 V systems |
| TTL-compatible control inputs | VIL ≤ 0.8 V / VIH ≥ 2 V allows direct interfacing with legacy 74LS/74ALS logic without level shifters |
| High-speed switching | 0.35 ns tpd enables use in >2 Gbps aggregate throughput applications with ten parallel lanes |
| Latch-up immunity | Exceeds 250 mA per JESD 17, eliminating risk of destructive latch-up during hot-insertion or ESD events |
| Low off-capacitance | 5 pF Cio(OFF) minimizes capacitive loading on inactive bus segments, improving signal rise/fall times |
Applications
| Memory Expansion Interface | Peripheral Multiplexer |
|---|---|
Use Scenario: Isolating multiple SRAM chips sharing a common data/address bus in an industrial microcontroller system. IC Role / Device Role / Timing Role: Bidirectional 10-bit bus switch enabling time-multiplexed access to separate memory banks without contention. Use Value: Eliminates need for tristate buffers or complex address decoding; ron ≤ 7 Ω maintains signal integrity across 10 cm PCB traces at 20 MHz. |
Use Scenario: Sharing a single UART or SPI interface among three external sensors via software-controlled routing. IC Role / Device Role / Timing Role: OE-gated signal path selector allowing dynamic reconfiguration of I/O resources without hardware changes. Use Value: Enables zero-latency switching between peripherals; tdis ≤ 6.3 ns ensures clean break-before-make transitions. |
| Hot-Swap I/O Buffer | Logic-Level Translation Bridge |
Use Scenario: Protecting a main controller's GPIO header during live insertion of daughterboards carrying mixed-voltage peripherals. IC Role / Device Role / Timing Role: High-impedance isolation barrier activated only when board presence is confirmed via auxiliary sense line. Use Value: Prevents back-driving and ground bounce; Cio(OFF) = 5 pF avoids signal degradation on 50 Ω transmission lines. |
Use Scenario: Interfacing a 3.3 V FPGA I/O bank to legacy 5 V parallel EEPROMs in a test equipment design. IC Role / Device Role / Timing Role: Passive voltage-tolerant switch enabling bidirectional data transfer without active level-shifting circuitry. Use Value: Supports VI up to 7 V, allowing safe 5 V signals to pass through while powered from 3.3 V VCC (per TI application note). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTD3384DBQR | 10-bit dual-supply switch with 3.3 V/5 V translation capability; higher ron (7 Ω typ) | Required when interfacing mismatched voltage domains; adds complexity for single-supply designs | Choose only if level translation between 3.3 V and 5 V logic is needed; otherwise SN74CBT3861DBQR offers lower ron and simpler biasing |
| 74LVC4066PW | Quad bilateral switch with 4 channels, 10 Ω ron, and 3.3 V-only operation | Insufficient channel count for 10-bit buses; requires three devices plus glue logic | Select when space permits multi-chip solution and 3.3 V operation is mandatory; SN74CBT3861DBQR provides integrated 10-bit function in one DBQ package |
Compared with SN74CBTD3384DBQR and 74LVC4066PW, SN74CBT3861DBQR delivers optimal balance of channel density, on-resistance, and single-supply simplicity for 5 V bus isolation-requiring no external level shifters or multiple ICs to achieve full 10-bit coverage.
Availability
SN74CBT3861DBQR is available at Aetrix Electronics and suitable for industrial control panels, test instrumentation interfaces, and embedded memory subsystems requiring stable component supply and long-term manufacturability.
Supply support for SN74CBT3861DBQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in high-reliability logic and interface solutions.
The SN74CBT3861DBQR belongs to TI's CBT (Crossbar Bus Transceiver) family, engineered specifically for low-latency, low-distortion digital bus switching in industrial and communications infrastructure where signal fidelity and timing predictability are critical.
FAQ
What is the maximum continuous current rating per channel for SN74CBT3861DBQR?
The SN74CBT3861DBQR supports a continuous channel current of 128 mA per A–B path, verified under recommended operating conditions (VCC = 4 V to 5.5 V, TA = –40°C to 85°C). This rating ensures reliable operation in high-drive applications such as memory bus termination and peripheral driver buffering without thermal derating at ambient temperatures below 70°C. Exceeding this limit risks permanent damage per absolute maximum ratings.
Does SN74CBT3861DBQR support bidirectional signal flow between Port A and Port B?
Yes, SN74CBT3861DBQR provides fully bidirectional signal conduction when OE is low - meaning data can pass equally well from A1→B1 or B1→A1 with identical electrical characteristics. This behavior is inherent to its NMOS transmission gate architecture and is confirmed in the functional table and logic diagram. No direction control pins or external biasing are required.
Can SN74CBT3861DBQR be operated from a 3.3 V supply?
No, SN74CBT3861DBQR is not rated for 3.3 V operation. Its recommended operating supply range is 4 V to 5.5 V, and the absolute minimum VCC is –0.5 V (non-operational). Attempting to power SN74CBT3861DBQR at 3.3 V will result in undefined switching behavior, increased ron, and potential failure to meet timing specifications. For 3.3 V systems, consider TI's SN74CBTD3384DBQR or similar dual-supply alternatives.
What is the significance of the NC pins on SN74CBT3861DBQR?
SN74CBT3861DBQR has NC (No Connection) pins at Pin 1 and Pin 24 - these pins have no internal bond wires or silicon connections. They must remain unconnected in the PCB layout; grounding or driving them may introduce parasitic coupling or violate JEDEC-compliant footprint requirements. TI's DBQ package drawing confirms these pins serve only mechanical alignment and thermal relief functions.
How does the latch-up immunity specification apply to SN74CBT3861DBQR in real-world designs?
SN74CBT3861DBQR exceeds 250 mA latch-up immunity per JESD 17, meaning it withstands transient current injection events - such as ESD discharges or hot-swap surges - without entering destructive thyristor-mode conduction. This is validated across process corners and temperature extremes, making SN74CBT3861DBQR suitable for ruggedized I/O protection in factory automation and field-deployable equipment where accidental shorts or connector mating arcs may occur.
SN74CBT3861DBQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBT
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 10 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
SN74CBT3861DBQR FAQ
1.How can I place an order for SN74CBT3861DBQR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBT3861DBQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBT3861DBQR reliable?
The price and inventory of SN74CBT3861DBQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3861DBQR is usually 5 days.
3.What payment methods are accepted for SN74CBT3861DBQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3861DBQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBT3861DBQR?
SN74CBT3861DBQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBT3861DBQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBT3861DBQR?
For technical support, including SN74CBT3861DBQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3861DBQR requirements.
6.How does Aetrix verify that SN74CBT3861DBQR is sourced from the original manufacturer or authorized distributors?
All SN74CBT3861DBQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3861DBQR meets industry standards.
7.What is the process for return or replacement of SN74CBT3861DBQR?
All SN74CBT3861DBQR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3861DBQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBT3861DBQR part is unused and in its original packaging.
Return procedure for SN74CBT3861DBQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBT3861DBQR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

