Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBT3861DGVR

Name: SN74CBT3861DGVR
Brand: Texas Instruments
SKU: SN74CBT3861DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBT3861DGVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74CBT3861DGVR.pdf

Description:: IC BUS SWITCH 10 X 1:1 24TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,999

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBT3861DGVR from Texas Instruments is a 10-bit FET bus switch with 5-Ω on-state resistance, TTL-compatible input levels, and single OE control enabling/disabling all channels simultaneously. It operates from 4 V to 5.5 V over –40°C to 85°C and is used in high-speed data path isolation for memory expansion and peripheral multiplexing in industrial control systems.

For engineers reviewing the SN74CBT3861DGVR datasheet, SN74CBT3861DGVR pinout, SN74CBT3861DGVR application, or SN74CBT3861DGVR equivalent, key selection criteria include on-resistance matching across A/B ports, propagation delay under 0.35 ns at 4 V, OE-controlled bidirectional isolation, and TVSOP-24 thermal performance (θ_JA = 86°C/W).

Technical Context

This device implements ten independent FET-based transmission gates controlled by a single active-low output-enable (OE) signal. When OE is low, each A_n–B_n pair forms a low-impedance conductive path with typical r_on of 5 Ω at V_CC = 4.5 V and I_I = 30 mA. When OE is high, both ports enter high-impedance state with C_io(OFF) ≤ 5 pF.

The switch supports bidirectional signal flow without direction control logic, requires no level translation, and maintains signal integrity up to 100 MHz due to minimal propagation delay (t_pd ≤ 0.35 ns) and low capacitive loading (C_i = 3 pF per control input).

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_on)	5 Ω typical at V_CC = 4.5 V - ensures minimal voltage drop and signal attenuation in 3.3-V/5-V data buses.
Propagation delay (t_pd)	0.35 ns max at V_CC = 4 V - enables use in sub-1-GHz digital interfaces without timing budget impact.
Supply voltage range	4 V to 5.5 V - compatible with standard 5-V TTL and mixed-voltage system rails.
Input capacitance (C_i)	3 pF per control input - reduces loading on upstream drivers and preserves edge rate.
Off-state capacitance (C_io(OFF))	5 pF - minimizes crosstalk and coupling between isolated bus segments.
Operating temperature	–40°C to 85°C - qualified for industrial-grade embedded controller and instrumentation applications.
Output-enable response (t_en/t_dis)	3.8 ns / 3.4 ns typical at V_CC = 5 V - supports fast dynamic bus arbitration and hot-swap enable sequencing.

Pinout & Package

SN74CBT3861DGVR is housed in a 24-pin TVSOP (DGV) package measuring 4.4 mm × 6.5 mm × 1.2 mm max height, with 0.65-mm lead pitch and exposed pad not electrically connected. The package supports fine-pitch PCB assembly and provides θ_JA = 86°C/W for thermal management in compact layouts.

Pin/Terminal	Circuit Role	Design Meaning
1, 24	No internal connection (NC)	Unused pins; must be left unconnected or tied to GND for mechanical stability only.
2–11	A1–A10 inputs/outputs	Bidirectional port A terminals - connect to source-side data lines (e.g., microcontroller bus).
12	GND	Ground reference for all switching elements and logic thresholds.
13	V_CC	Positive supply rail (4–5.5 V); decoupling capacitor required within 1 cm of this pin.
14	OE (active-low)	Global enable control - drives all 10 switches simultaneously; low = on, high = high-Z.
15–23	B1–B10 inputs/outputs	Bidirectional port B terminals - connect to destination-side data lines (e.g., memory or peripheral bus).

Key Features

Feature	Design Value
10-bit bidirectional bus switching	Single OE controls all channels - eliminates need for discrete enable logic or timing skew compensation.
5-Ω typical on-state resistance	Enables <10 mV drop at 2 mA load - preserves logic high/low margins in 3.3-V and 5-V systems.
TTL-compatible input thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2 V - interoperates directly with legacy 5-V microcontrollers and FPGAs without level shifters.
Latch-up immunity >250 mA	Complies with JESD17 - prevents destructive latch-up during hot-insertion or bus contention events.
Low dynamic power consumption	I_CC ≤ 3 µA at standby - suitable for low-power modes in battery-backed or energy-conscious systems.

Applications

Memory Expansion Interface	Peripheral Multiplexing
Use Scenario: Isolating multiple SRAM or Flash devices sharing a common address/data bus in a microcontroller-based PLC. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling time-multiplexed access to parallel memory banks via OE strobing. Use Value: Eliminates need for tristate buffers or complex address decoding; 0.35-ns t_pd avoids cycle-time penalties in 20-MHz bus operation.	Use Scenario: Sharing a single UART or SPI interface among multiple sensors in an industrial gateway. IC Role / Device Role / Timing Role: Signal-path selector routing host signals to one peripheral at a time while isolating others. Use Value: Prevents signal contention and backfeeding; 5-pF C_io(OFF) ensures negligible capacitive loading on inactive peripherals.
Hot-Swappable Module Interface	Logic-Level Translation Bridge
Use Scenario: Enabling safe insertion/removal of add-on daughterboards in field-programmable controllers. IC Role / Device Role / Timing Role: OE-controlled isolation barrier that disconnects module I/O before power sequencing begins. Use Value: Meets JESD17 latch-up immunity (>250 mA), preventing damage during live insertion; NC pins simplify board layout near edge connectors.	Use Scenario: Interfacing 3.3-V FPGA I/O to 5-V legacy peripherals without dedicated level translators. IC Role / Device Role / Timing Role: Passive voltage-tolerant switch leveraging FET channel conduction rather than active logic. Use Value: Supports VI up to 7 V - allows 5-V signals to pass through when V_CC = 3.3 V (with appropriate current limiting), reducing BOM count.

Memory Expansion Interface

Peripheral Multiplexing

Use Scenario: Isolating multiple SRAM or Flash devices sharing a common address/data bus in a microcontroller-based PLC.

IC Role / Device Role / Timing Role: Bidirectional bus switch enabling time-multiplexed access to parallel memory banks via OE strobing.

Use Value: Eliminates need for tristate buffers or complex address decoding; 0.35-ns t_pd avoids cycle-time penalties in 20-MHz bus operation.

Use Scenario: Sharing a single UART or SPI interface among multiple sensors in an industrial gateway.

IC Role / Device Role / Timing Role: Signal-path selector routing host signals to one peripheral at a time while isolating others.

Use Value: Prevents signal contention and backfeeding; 5-pF C_io(OFF) ensures negligible capacitive loading on inactive peripherals.

Hot-Swappable Module Interface

Logic-Level Translation Bridge

Use Scenario: Enabling safe insertion/removal of add-on daughterboards in field-programmable controllers.

IC Role / Device Role / Timing Role: OE-controlled isolation barrier that disconnects module I/O before power sequencing begins.

Use Value: Meets JESD17 latch-up immunity (>250 mA), preventing damage during live insertion; NC pins simplify board layout near edge connectors.

Use Scenario: Interfacing 3.3-V FPGA I/O to 5-V legacy peripherals without dedicated level translators.

IC Role / Device Role / Timing Role: Passive voltage-tolerant switch leveraging FET channel conduction rather than active logic.

Use Value: Supports VI up to 7 V - allows 5-V signals to pass through when V_CC = 3.3 V (with appropriate current limiting), reducing BOM count.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTD3384PWR	10-bit, 3.3-V optimized, r_on = 4 Ω typical, supports V_CC = 2.3–3.6 V only.	Requires separate 3.3-V rail; not suitable for 5-V systems or mixed-voltage domains.	Select when operating exclusively at 3.3 V and lower on-resistance is critical for high-speed DDR signaling.
74LVC1G3157GW	Single-pole double-throw (SPDT) analog switch, r_on = 10 Ω, 5-V tolerant I/O, but only 1 channel.	Not scalable to 10-bit parallel paths; lacks simultaneous multi-channel enable control.	Choose for low-pin-count point-to-point signal routing where density and cost outweigh parallel capability.

Compared with SN74CBT3861DGVR, SN74CBTD3384PWR offers better r_on at 3.3 V but cannot operate at 5 V, while 74LVC1G3157GW provides voltage tolerance and analog flexibility but requires ten discrete units to match 10-bit functionality - increasing layout area and control complexity.

Availability

SN74CBT3861DGVR is available at Aetrix Electronics and suitable for industrial automation, test equipment, and embedded computing applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for SN74CBT3861DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in high-reliability industrial and automotive solutions.

The SN74CBT3861DGVR belongs to TI's CBT (Crossbar Bus Transceiver) family, designed specifically for low-latency, high-fidelity digital bus isolation in resource-constrained embedded systems.

FAQ

What is the maximum continuous current rating per channel for the SN74CBT3861DGVR?

The SN74CBT3861DGVR supports a continuous channel current of 128 mA per A–B path. This rating is specified under absolute maximum conditions and ensures reliable conduction without thermal runaway when operated within recommended V_CC (4–5.5 V) and temperature (–40°C to 85°C) ranges. Exceeding this current may degrade r_on stability or trigger latch-up.

Does the SN74CBT3861DGVR require external pull-up or pull-down resistors on its OE pin?

Yes - the SN74CBT3861DGVR OE pin has no internal biasing. To ensure deterministic startup behavior, OE must be actively driven or externally pulled to V_CC (for disabled state) or GND (for enabled state). TI recommends using a 10-kΩ pull-down resistor if OE is controlled by an open-drain driver or left unconnected during reset.

Can the SN74CBT3861DGVR be used to switch analog signals such as audio or sensor outputs?

No - the SN74CBT3861DGVR is characterized and specified only for digital bus switching. Its r_on variation over voltage and temperature, lack of guaranteed THD or bandwidth specs, and undefined analog linearity make it unsuitable for precision analog signal routing. For analog applications, TI recommends dedicated analog switches like the TMUX series.

What is the meaning of "NC" pins 1 and 24 on the SN74CBT3861DGVR TVSOP package?

Pins 1 and 24 of the SN74CBT3861DGVR are designated No Internal Connection (NC). They serve no electrical function and must remain unconnected in the PCB layout. While they may provide mechanical anchoring, routing traces or vias to them is unnecessary and risks unintended coupling; TI's layout guidelines recommend leaving them floating or optionally grounding for EMI suppression only.

How does the SN74CBT3861DGVR handle input voltages exceeding V_CC?

The SN74CBT3861DGVR supports input voltages up to 7 V regardless of V_CC, as confirmed by its absolute maximum rating (VI = –0.5 V to 7 V) and input clamp current specification (IIK = –50 mA). This 5-V-tolerant behavior allows safe interfacing with higher-voltage logic families when V_CC is set to 3.3 V or 5 V, provided current into the clamp diodes remains within limits.

SN74CBT3861DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBT

Package/Case:: 24-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 10 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TVSOP

SN74CBT3861DGVR FAQ

1.How can I place an order for SN74CBT3861DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBT3861DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBT3861DGVR reliable?

The price and inventory of SN74CBT3861DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBT3861DGVR is usually 5 days.

3.What payment methods are accepted for SN74CBT3861DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBT3861DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBT3861DGVR?

SN74CBT3861DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBT3861DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBT3861DGVR?

For technical support, including SN74CBT3861DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBT3861DGVR requirements.

6.How does Aetrix verify that SN74CBT3861DGVR is sourced from the original manufacturer or authorized distributors?

All SN74CBT3861DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBT3861DGVR meets industry standards.

7.What is the process for return or replacement of SN74CBT3861DGVR?

All SN74CBT3861DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBT3861DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBT3861DGVR part is unused and in its original packaging.

Return procedure for SN74CBT3861DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…