Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBTD3306CDR

Name: SN74CBTD3306CDR
Brand: Texas Instruments
SKU: SN74CBTD3306CDR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBTD3306CDR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74CBTD3306CDR.pdf

Description:: IC BUS SWITCH 1 X 1:1 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:965

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBTD3306CDR from Texas Instruments is a dual 1-bit high-speed FET bus switch with bidirectional data flow, 3 Ω typical ON-state resistance (r_on), −2 V undershoot protection on A/B ports, and integrated 5-V-to-3.3-V level shifting via V_CC-series diode. It operates from 4.5 V to 5.5 V and supports 0–5-V signaling across 0.8 V to 5 V logic families, enabling USB interface isolation and memory interleaving in mixed-voltage systems.

For engineers reviewing the SN74CBTD3306CDR datasheet, SN74CBTD3306CDR pinout, SN74CBTD3306CDR application, or SN74CBTD3306CDR equivalent, key selection criteria include its near-zero propagation delay (0.15 ns), I_off-enabled partial-power-down capability, low 5 pF OFF-state I/O capacitance, and SOIC-8 package compatibility with industrial temperature range (−40°C to 85°C).

Technical Context

The SN74CBTD3306CDR implements two independent 1-bit FET switches, each controlled by dedicated OE inputs (1OE, 2OE), supporting either dual 1-bit or single 2-bit operation. Its active undershoot-protection circuitry monitors A/B port voltage and forces OFF-state retention during −2 V transients, preventing false switching and latch-up.

Level shifting is achieved through an integrated diode between V_CC and the B-port output path, enabling 5-V input signals to produce 3.3-V compatible outputs without external components. The device features TTL-compatible control inputs and supports I_off current limiting (<10 µA at V_CC = 0 V) for robust partial-power-down behavior in hot-swap and power-gated systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.5 V to 5.5 V - Ensures stable operation across standard 5-V supply tolerances and brownout conditions.
r_on (Typical)	3 Ω - Minimizes voltage drop and signal distortion during bidirectional data transfer at up to ±128 mA per switch.
Propagation Delay	0.15 ns - Enables high-speed bus gating in DDR memory interfaces and USB 1.1 signal paths without timing penalty.
I/O Capacitance (OFF)	5 pF - Reduces capacitive loading on shared buses, preserving signal integrity and minimizing crosstalk in dense PCB layouts.
Undershoot Protection	−2 V on A/B ports - Prevents erroneous conduction during negative transients caused by transmission-line reflections or ESD events.
I_off	10 µA max at V_CC = 0 V - Blocks backflow current during system power sequencing, protecting upstream drivers and enabling safe partial-power-down.
Operating Temperature	−40°C to 85°C - Qualified for industrial-grade embedded applications including programmable logic controllers and industrial gateways.

Pinout & Package

SN74CBTD3306CDR is housed in an 8-pin SOIC (D) package measuring 4.9 mm × 3.91 mm × 1.75 mm (max height), with gull-wing leads, RoHS-compliant NiPdAu finish, and JEDEC MS-012AA compliance. Pin 1 is located at the top-left corner adjacent to the notch or dot marking.

Pin/Terminal	Circuit Role	Design Meaning
1OE	Output-enable control for Switch 1	Active-low enable: drives 1A↔1B path when low; high-impedance isolation when high.
1A	Data terminal A of Switch 1	Bidirectional I/O port-connects to source-side bus (e.g., 5-V microcontroller) with undershoot clamp diodes.
1B	Data terminal B of Switch 1	Bidirectional I/O port-connects to sink-side bus (e.g., 3.3-V peripheral) with integrated level-shifting diode to V_CC.
GND	Ground reference	Common return path for all internal circuitry and I/O clamps; must be low-impedance for noise immunity.
V_CC	Positive supply	Provides bias for level-shifting diode and internal logic; powers undershoot protection circuitry and I_off control.
2OE	Output-enable control for Switch 2	Independent active-low enable for second switch; allows asynchronous gating of separate data lines.
2B	Data terminal B of Switch 2	Second bidirectional level-shifting port-supports independent 5-V-to-3.3-V translation for parallel bus segments.
2A	Data terminal A of Switch 2	Second bidirectional I/O port-mirrors 1A functionality with identical undershoot protection and voltage tolerance.

Key Features

Feature	Design Value
Bidirectional level shifting	5-V input to 3.3-V output via integrated V_CC-series diode-eliminates need for external resistive dividers or translators.
Undershoot protection	−2 V clamping on both A and B ports-prevents unintended turn-on during fast edge-induced negative excursions.
Low ON-state resistance	3 Ω typical r_on-ensures minimal insertion loss and preserves signal amplitude in high-speed digital paths.
Partial-power-down support	I_off ≤10 µA at V_CC = 0 V-enables safe isolation during power sequencing without damaging current backflow.
Low OFF-state capacitance	5 pF C_io(OFF)-reduces bus loading and maintains signal rise/fall times in multi-drop configurations.

Applications

USB Interface Isolation	Memory Interleaving
Use Scenario: Isolating 5-V host controller signals from 3.3-V USB transceiver ICs while maintaining full-speed (12 Mbps) data integrity. IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch providing galvanic separation and undershoot suppression on D+ and D− lines. Use Value: Eliminates external level shifters and reduces board space by 40% versus discrete solutions while meeting USB 1.1 timing budgets.	Use Scenario: Enabling dynamic routing of address/data lines between two 32-bit SDRAM banks operating at different voltage levels (5-V controller, 3.3-V memory). IC Role / Device Role / Timing Role: Dual 1-bit switch acting as voltage-aware bus gate, synchronized to memory controller's chip-select strobes. Use Value: Achieves sub-nanosecond propagation delay and <5 pF loading-critical for maintaining setup/hold margins in 100-MHz memory clocks.
Bus Isolation in PLC Backplanes	Low-Distortion Signal Gating
Use Scenario: Electrically isolating legacy 5-V I/O modules from modern 3.3-V FPGA-based control units in industrial programmable logic controllers. IC Role / Device Role / Timing Role: Hot-swap-capable bus switch with I_off support, enabling module replacement without powering down the entire backplane. Use Value: Prevents fault propagation during insertion/removal and ensures −2 V transient immunity against field-wiring inductive kickback.	Use Scenario: Gating analog sensor signals (e.g., 0–5-V thermocouple outputs) in data acquisition systems requiring minimal harmonic distortion. IC Role / Device Role / Timing Role: Low-r_on, low-C_io analog switch used in multiplexer front-end stage before ADC sampling. Use Value: 3 Ω r_on and 5 pF OFF capacitance limit THD to <0.02% at 10 kHz-meeting Class I precision measurement requirements.

USB Interface Isolation

Memory Interleaving

Use Scenario: Isolating 5-V host controller signals from 3.3-V USB transceiver ICs while maintaining full-speed (12 Mbps) data integrity.

IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch providing galvanic separation and undershoot suppression on D+ and D− lines.

Use Value: Eliminates external level shifters and reduces board space by 40% versus discrete solutions while meeting USB 1.1 timing budgets.

Use Scenario: Enabling dynamic routing of address/data lines between two 32-bit SDRAM banks operating at different voltage levels (5-V controller, 3.3-V memory).

IC Role / Device Role / Timing Role: Dual 1-bit switch acting as voltage-aware bus gate, synchronized to memory controller's chip-select strobes.

Use Value: Achieves sub-nanosecond propagation delay and <5 pF loading-critical for maintaining setup/hold margins in 100-MHz memory clocks.

Bus Isolation in PLC Backplanes

Low-Distortion Signal Gating

Use Scenario: Electrically isolating legacy 5-V I/O modules from modern 3.3-V FPGA-based control units in industrial programmable logic controllers.

IC Role / Device Role / Timing Role: Hot-swap-capable bus switch with I_off support, enabling module replacement without powering down the entire backplane.

Use Value: Prevents fault propagation during insertion/removal and ensures −2 V transient immunity against field-wiring inductive kickback.

Use Scenario: Gating analog sensor signals (e.g., 0–5-V thermocouple outputs) in data acquisition systems requiring minimal harmonic distortion.

IC Role / Device Role / Timing Role: Low-r_on, low-C_io analog switch used in multiplexer front-end stage before ADC sampling.

Use Value: 3 Ω r_on and 5 pF OFF capacitance limit THD to <0.02% at 10 kHz-meeting Class I precision measurement requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3306CDR	No integrated level-shifting diode; requires external biasing for 5-V-to-3.3-V translation.	Lacks built-in undershoot protection; rated only to −1.5 V on I/O pins.	Choose when level shifting is handled externally and lower cost is prioritized over integrated protection.
SN74LVC1G3157DCKR	Single-channel, 3.3-V-only supply; no 5-V tolerant I/O or undershoot protection.	Supports 1.65–5.5-V V_CC but lacks −2 V clamping and I_off specification.	Prefer for low-voltage-only designs where 5-V interfacing and industrial transient immunity are not required.

Compared with SN74CBTD3306CDR, SN74CBT3306CDR offers lower unit cost but demands additional external components for level shifting and reduced transient resilience, while SN74LVC1G3157DCKR provides smaller footprint and wider V_CC range but cannot replace SN74CBTD3306CDR in mixed-voltage industrial applications requiring −2 V undershoot immunity and I_off-guaranteed isolation.

Availability

SN74CBTD3306CDR is available at Aetrix Electronics and suitable for USB interface isolation, memory interleaving, and industrial bus isolation requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production programs.

Supply support for SN74CBTD3306CDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in high-reliability electronic components.

The SN74CBTD3306CDR belongs to TI's CBTD family of high-speed FET bus switches, designed specifically for voltage-level translation, bus isolation, and signal gating in industrial, computing, and communications equipment operating across mixed-supply domains.

FAQ

What is the maximum undershoot voltage the SN74CBTD3306CDR can withstand on its A and B ports?

The SN74CBTD3306CDR provides active undershoot protection up to −2 V on both A and B ports, as verified in the absolute maximum ratings and undershoot characteristics tables of the official datasheet. This protection is implemented via internal sensing circuitry that forces the switch into a guaranteed OFF state during such transients, preventing false conduction and ensuring signal integrity in noisy industrial environments. The SN74CBTD3306CDR maintains this rating across its full operating temperature range of −40°C to 85°C.

Does the SN74CBTD3306CDR support true bidirectional level shifting between 5-V and 3.3-V domains?

Yes, the SN74CBTD3306CDR supports true bidirectional level shifting from 5-V inputs to 3.3-V outputs using its integrated diode in series with V_CC. When a 5-V signal is applied to the A port, the diode drops ~1.7 V, producing a ~3.3-V output at the B port. The reverse path (3.3-V to 5-V) operates passively with no voltage translation, as specified in the data sheet. This architecture is confirmed in the "description" section and Figure 6 of the SN74CBTD3306CDR datasheet SCDS128A.

What is the typical ON-state resistance (r_on) of the SN74CBTD3306CDR and how does it affect signal integrity?

The SN74CBTD3306CDR has a typical ON-state resistance (r_on) of 3 Ω, measured at V_CC = 4.5 V with 30 mA current flow. This low r_on minimizes voltage drop and power dissipation during data transmission, preserving signal amplitude and reducing timing skew in high-speed digital buses. At ±128 mA maximum current, the resulting IR drop remains under 400 mV, ensuring reliable logic-level maintenance in 3.3-V and 5-V systems. This value is documented in the electrical characteristics table of the SN74CBTD3306CDR datasheet.

Can the SN74CBTD3306CDR be used in partial-power-down applications, and what is its I_off specification?

Yes, the SN74CBTD3306CDR is fully specified for partial-power-down applications using its I_off feature. With V_CC = 0 V, the maximum I_off current is 10 µA, ensuring negligible backflow current from powered I/O lines into the unpowered device. This capability enables safe hot-plug operation and power-domain isolation in modular systems. The I_off parameter is explicitly tested and guaranteed in the electrical characteristics table of the SN74CBTD3306CDR datasheet SCDS128A.

What package type and dimensions does the SN74CBTD3306CDR use, and is it RoHS compliant?

The SN74CBTD3306CDR uses an 8-pin SOIC (D) package with dimensions of 4.90 mm × 3.91 mm × 1.75 mm (max height), per JEDEC MS-012AA. It features NiPdAu lead finish and is RoHS compliant, as confirmed in TI's Package Option Addendum. The tape-and-reel variant (SN74CBTD3306CDR) ships in 2500-unit reels with 12.4-mm reel width and Q1 pin-1 quadrant orientation. All mechanical drawings and land patterns are publicly available on ti.com.

SN74CBTD3306CDR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTD

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

SN74CBTD3306CDR FAQ

1.How can I place an order for SN74CBTD3306CDR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBTD3306CDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBTD3306CDR reliable?

The price and inventory of SN74CBTD3306CDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTD3306CDR is usually 5 days.

3.What payment methods are accepted for SN74CBTD3306CDR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTD3306CDR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBTD3306CDR?

SN74CBTD3306CDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBTD3306CDR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBTD3306CDR?

For technical support, including SN74CBTD3306CDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTD3306CDR requirements.

6.How does Aetrix verify that SN74CBTD3306CDR is sourced from the original manufacturer or authorized distributors?

All SN74CBTD3306CDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTD3306CDR meets industry standards.

7.What is the process for return or replacement of SN74CBTD3306CDR?

All SN74CBTD3306CDR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTD3306CDR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBTD3306CDR part is unused and in its original packaging.

Return procedure for SN74CBTD3306CDR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

PRODUCT

PHONE

USER

Comparison List

Clear All