Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBTD3384DGVR

Name: SN74CBTD3384DGVR
Brand: Texas Instruments
SKU: SN74CBTD3384DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBTD3384DGVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74CBTD3384DGVR.pdf

Description:: IC BUS SWITCH 5 X 1:1 24TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,470

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBTD3384DGVR from Texas Instruments is a 10-bit, 5-V TTL-compatible bus switch IC with dual 5-bit channels, 5-Ω on-state resistance, level-shifting capability (5-V input to 3.3-V output), and independent output-enable control per channel. It serves as a high-speed bidirectional signal path in mixed-voltage system interconnects such as memory expansion interfaces and FPGA I/O bridging.

For engineers reviewing the SN74CBTD3384DGVR datasheet, SN74CBTD3384DGVR pinout, SN74CBTD3384DGVR application, or SN74CBTD3384DGVR equivalent, key selection criteria include its 0.25 ns propagation delay, 5 Ω on-resistance, dual OE control logic, ±1 µA ICC, and TVSOP-24 package compatibility with high-density PCB layouts.

Technical Context

The SN74CBTD3384DGVR implements two independent 5-bit analog bus switches using NMOS pass-transistor topology with integrated V_CC-clamp diodes for level shifting. Each channel features separate active-low output-enable (1OE, 2OE) inputs that directly control conduction between Port A and Port B terminals.

When OE is low, the switch is on (R_ON = 5 Ω typical), enabling bidirectional signal flow with negligible propagation delay; when OE is high, the switch enters high-impedance state (I_OZ ≤ ±1 µA). The device operates only within 4.5 V–5.5 V V_CC, and supports fast edge-rate signals up to 100 MHz in properly terminated systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.5 V to 5.5 V - Ensures stable operation across industrial-grade 5-V supply tolerances without regulation overhead.
R_ON (Typical)	5 Ω - Enables minimal voltage drop (<25 mV at 5 mA) and preserves signal integrity in high-speed digital paths.
t_pd	0.25 ns - Delivers near-zero propagation delay, critical for timing-critical backplane or memory interface switching.
I_CC	1.5 mA - Ultra-low quiescent current simplifies power budgeting in multi-channel bus-switching applications.
Input Voltage Levels	TTL-compatible (V_IL ≤ 0.8 V, V_IH ≥ 2 V) - Directly interfaces with legacy 5-V logic families without level translators.
Level-Shifting Support	5-V input → 3.3-V output via internal V_CC-clamp diode - Enables safe interfacing between 5-V controllers and 3.3-V peripherals.
Operating Temperature	−40°C to +85°C - Qualified for commercial and industrial ambient environments without derating.

Pinout & Package

SN74CBTD3384DGVR is housed in a 24-pin TVSOP (Thin Very Small Outline Package) with 0.4 mm lead pitch, 4.4 mm width, and 1.2 mm max height - optimized for high-density routing and automated assembly.

Pin/Terminal	Circuit Role	Design Meaning
1OE, 2OE	Active-low output-enable control inputs	Enable/disable respective 5-bit channel; low = conductive path between A and B ports.
1A1–1A5, 2A1–2A5	Port A input/output terminals (Channel 1 & 2)	Bidirectional signal nodes connected to upstream logic (e.g., microcontroller or FPGA I/O).
1B1–1B5, 2B1–2B5	Port B input/output terminals (Channel 1 & 2)	Bidirectional signal nodes connected to downstream devices (e.g., memory or peripheral bus).
V_CC	Positive supply rail	Must be 4.5–5.5 V; powers internal clamp diodes and switch transistors.
GND	Ground reference	Common return path for all signals and supply current; requires low-impedance PCB plane.

Key Features

Feature	Design Value
Dual independent 5-bit bus switches	Enables simultaneous, isolated switching of two data groups (e.g., address + data lanes) with separate enable control.
5-Ω typical on-state resistance	Minimizes RC delay and signal attenuation, supporting >100 MHz data rates in 50-pF load conditions.
Integrated V_CC-clamp diode	Allows safe 5-V-to-3.3-V level shifting without external components, reducing BOM count and layout area.
TTL-compatible control inputs	Eliminates need for dedicated OE logic translators when driven by standard 5-V microcontrollers or CPLDs.
High-impedance off-state	Leakage < ±1 µA ensures no DC loading on disabled ports, preserving signal integrity in shared-bus topologies.

Applications

Memory Expansion Interface	FPGA I/O Bridging
Use Scenario: Connecting a 5-V microcontroller's address/data bus to a 3.3-V SRAM or Flash memory module. IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch managing parallel memory access with sub-nanosecond timing transparency. Use Value: Eliminates discrete level translators and reduces propagation delay by >90% versus buffer-based solutions.	Use Scenario: Interfacing a 5-V configuration PROM or JTAG controller to a 3.3-V FPGA I/O bank. IC Role / Device Role / Timing Role: Configurable signal path isolator enabling safe voltage-domain crossing during programming and boundary-scan operations. Use Value: Prevents overvoltage damage to FPGA I/O cells while maintaining full-speed JTAG clock rates up to 25 MHz.
PCI/ISA Bus Extension	Legacy Peripheral Multiplexing
Use Scenario: Extending a 5-V ISA bus to add legacy I/O cards while sharing resources with modern 3.3-V subsystems. IC Role / Device Role / Timing Role: High-bandwidth, low-latency bus repeater with independent channel enables/disables for dynamic resource allocation. Use Value: Supports burst-mode transfers at 8.33 MHz without skew accumulation or setup/hold violations.	Use Scenario: Sharing a single 5-V UART or SPI controller among multiple 3.3-V sensors or displays via time-multiplexed switching. IC Role / Device Role / Timing Role: Signal-path selector providing glitch-free port isolation during channel transitions. Use Value: Achieves <10 ns disable-to-enable transition (t_dis/t_en) ensuring no bus contention during reconfiguration.

Memory Expansion Interface

FPGA I/O Bridging

Use Scenario: Connecting a 5-V microcontroller's address/data bus to a 3.3-V SRAM or Flash memory module.

IC Role / Device Role / Timing Role: Bidirectional level-shifting bus switch managing parallel memory access with sub-nanosecond timing transparency.

Use Value: Eliminates discrete level translators and reduces propagation delay by >90% versus buffer-based solutions.

Use Scenario: Interfacing a 5-V configuration PROM or JTAG controller to a 3.3-V FPGA I/O bank.

IC Role / Device Role / Timing Role: Configurable signal path isolator enabling safe voltage-domain crossing during programming and boundary-scan operations.

Use Value: Prevents overvoltage damage to FPGA I/O cells while maintaining full-speed JTAG clock rates up to 25 MHz.

PCI/ISA Bus Extension

Legacy Peripheral Multiplexing

Use Scenario: Extending a 5-V ISA bus to add legacy I/O cards while sharing resources with modern 3.3-V subsystems.

IC Role / Device Role / Timing Role: High-bandwidth, low-latency bus repeater with independent channel enables/disables for dynamic resource allocation.

Use Value: Supports burst-mode transfers at 8.33 MHz without skew accumulation or setup/hold violations.

Use Scenario: Sharing a single 5-V UART or SPI controller among multiple 3.3-V sensors or displays via time-multiplexed switching.

IC Role / Device Role / Timing Role: Signal-path selector providing glitch-free port isolation during channel transitions.

Use Value: Achieves <10 ns disable-to-enable transition (t_dis/t_en) ensuring no bus contention during reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus-switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3384DBR	No integrated V_CC-clamp diode; requires external level-shifting circuitry for 5-V-to-3.3-V use.	Limited to same-voltage-domain switching unless augmented with discrete components.	Select when operating exclusively in 5-V systems and lowest R_ON (3.5 Ω) is prioritized over level-shifting integration.
SN74LVC245APWR	Octal non-inverting bus transceiver with 3-state outputs; not a passive switch - introduces propagation delay (~5 ns) and direction control overhead.	Suitable for unidirectional or direction-controlled data flow, not transparent bidirectional switching.	Choose when direction management is required and nanosecond-level transparency is not critical.

Compared with SN74CBTD3384DGVR, SN74CBT3384DBR offers lower on-resistance but lacks built-in level shifting, while SN74LVC245APWR adds direction control and buffering at the cost of latency and complexity - making SN74CBTD3384DGVR optimal for low-delay, bidirectional, mixed-voltage interconnects.

Availability

SN74CBTD3384DGVR is available at Aetrix Electronics and suitable for memory expansion interfaces, FPGA I/O bridging, PCI/ISA bus extension, and legacy peripheral multiplexing requiring stable component supply and long-term industrial availability.

Supply support for SN74CBTD3384DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability logic and interface solutions.

The 'CBTD3384 product line delivers high-speed, low-latency bus switching for mixed-voltage system interconnects - designed specifically to replace discrete transistor arrays and reduce design complexity in industrial, computing, and communications equipment.

FAQ

What is the maximum operating frequency supported by SN74CBTD3384DGVR?

The SN74CBTD3384DGVR does not specify a hard maximum frequency, but its 0.25 ns propagation delay and 5 Ω on-resistance support reliable operation up to 100 MHz in 50-pF load conditions with proper termination. Signal integrity depends on PCB layout, edge rate, and capacitive loading - actual usable bandwidth must be validated per application.

Can SN74CBTD3384DGVR be used for 3.3-V-to-5-V level shifting?

No - the SN74CBTD3384DGVR integrates a diode to V_CC that enables only 5-V-to-3.3-V level shifting (i.e., higher-voltage input to lower-voltage output). Driving 3.3-V signals into the A or B ports while V_CC = 5 V does not produce 5-V outputs; the device remains a passive switch with no voltage boosting capability.

Is SN74CBTD3384DGVR pin-compatible with other packages in the 'CBTD3384 family?

Yes - SN74CBTD3384DGVR shares identical pinout and function mapping with SN74CBTD3384DBR, SN74CBTD3384DWR, and SN74CBTD3384PWR across DB, DW, PW, and DGV packages. All use the same 24-pin top-view layout with matching terminal assignments and electrical behavior.

Does SN74CBTD3384DGVR require external pull-up or pull-down resistors on OE pins?

Yes - per TI's SCBA004 guidance, all unused or floating control inputs (including 1OE and 2OE) must be actively held at V_CC or GND. Leaving OE pins unconnected risks undefined switching states, increased ICC, or erratic channel behavior due to noise coupling.

What is the thermal performance of SN74CBTD3384DGVR in its TVSOP package?

The SN74CBTD3384DGVR in TVSOP (DGV) package has a junction-to-ambient thermal impedance (θ_JA) of 86°C/W. Under worst-case 1.5 mA ICC and 128 mA channel current, temperature rise remains within limits for standard 2-layer PCBs - however, sustained high-current switching (>50 mA per channel) requires thermal vias or copper pour for reliability.

SN74CBTD3384DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTD

Package/Case:: 24-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 5 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TVSOP

SN74CBTD3384DGVR FAQ

1.How can I place an order for SN74CBTD3384DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBTD3384DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBTD3384DGVR reliable?

The price and inventory of SN74CBTD3384DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTD3384DGVR is usually 5 days.

3.What payment methods are accepted for SN74CBTD3384DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTD3384DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBTD3384DGVR?

SN74CBTD3384DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBTD3384DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBTD3384DGVR?

For technical support, including SN74CBTD3384DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTD3384DGVR requirements.

6.How does Aetrix verify that SN74CBTD3384DGVR is sourced from the original manufacturer or authorized distributors?

All SN74CBTD3384DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTD3384DGVR meets industry standards.

7.What is the process for return or replacement of SN74CBTD3384DGVR?

All SN74CBTD3384DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTD3384DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBTD3384DGVR part is unused and in its original packaging.

Return procedure for SN74CBTD3384DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…