My Inquiry
My Account
Texas Instruments SN74CBTD3384PWR
- Part No.:
- SN74CBTD3384PWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBTD3384PWR.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,151
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTD3384PWR from Texas Instruments is a 10-bit, 5-V TTL-compatible bus switch with dual 5-bit banks, 5-Ω on-state resistance, level-shifting capability (5 V → 3.3 V), and independent output-enable control per bank - used in mixed-voltage system interconnects such as FPGA-to-ASIC data buses.
For engineers reviewing the SN74CBTD3384PWR datasheet, SN74CBTD3384PWR pinout, SN74CBTD3384PWR application, or SN74CBTD3384PWR equivalent, key selection criteria include on-resistance matching across channels, propagation delay under 0.25 ns, thermal performance in TSSOP-24 (θJA = 88°C/W), and compatibility with fast-edge, high-frequency switching in level-translating I/O interfaces.
Technical Context
The SN74CBTD3384PWR implements two independent 5-bit bidirectional analog switches, each controlled by a dedicated OE input. Its low on-resistance (5 Ω typical) ensures minimal signal degradation and near-zero propagation delay (0.25 ns) when connecting ports A and B.
Integrated diodes to VCC enable passive level shifting from 5-V inputs to 3.3-V outputs without external components. The device operates only within 4.5–5.5 V supply range and requires all unused control inputs tied to VCC or GND for stable operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance | 5 Ω typical - enables low-loss signal coupling with <0.1 V drop at 30 mA per channel |
| Propagation delay | 0.25 ns max - preserves signal integrity in high-speed digital interconnects up to 1+ GHz |
| Supply voltage | 4.5 V to 5.5 V - compatible with standard 5-V logic rails and tolerant of ±10% variation |
| Level shift support | 5 V → 3.3 V translation - achieved via internal VCC-clamp diodes, no external bias required |
| Enable timing | ten = 2.3 ns, tdis = 1.7 ns - supports rapid bus arbitration and dynamic channel gating |
| Input capacitance | 3 pF - minimizes loading on driving logic and reduces crosstalk in dense PCB layouts |
| Operating temperature | −40°C to +85°C - qualified for industrial-grade embedded systems and communications equipment |
Pinout & Package
TSSOP-24 package (PW), 0.65 mm pitch, 4.4 mm × 7.9 mm body, 1.2 mm max height, exposed pad not present, JEDEC MO-153 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE | Output-enable for Bank 1 (1A1–1A5 ↔ 1B1–1B5) | Active-low control: drives switch ON when low; high-impedance isolation when high |
| 2OE | Output-enable for Bank 2 (2A1–2A5 ↔ 2B1–2B5) | Independent gating allows time-multiplexed or asymmetric bus routing |
| 1A1–1A5, 2A1–2A5 | Port A inputs/outputs (Bank 1 & 2) | Bidirectional terminals - function as inputs or outputs depending on OE state and signal direction |
| 1B1–1B5, 2B1–2B5 | Port B inputs/outputs (Bank 1 & 2) | Matched 1:1 channel mapping enables deterministic signal path routing |
| VCC | Positive supply | Must be decoupled locally; powers internal clamp diodes enabling level shift |
| GND | Ground reference | Common return for all switching paths and control logic |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 5-bit banks | Enables concurrent or isolated switching of two data groups - e.g., address vs. data lines |
| 5-Ω matched on-resistance | Ensures uniform signal attenuation and timing skew <50 ps across all 10 channels |
| Integrated VCC-clamp diodes | Eliminates need for external level-shift resistors or translators in 5 V ↔ 3.3 V interface designs |
| TTL-compatible control inputs | VIH = 2 V, VIL = 0.8 V - directly drivable by legacy 5-V microcontrollers and FPGAs |
| Low input capacitance (3 pF) | Reduces capacitive loading on upstream drivers and improves signal rise/fall times |
Applications
| PCI Express Gen1 Interposer | FPGA I/O Voltage Translation |
|---|---|
|
Use Scenario: Bridging 5-V legacy PCI slots to 3.3-V PCIe endpoint logic in adapter cards. IC Role / Device Role / Timing Role: Bidirectional bus switch providing galvanically isolated, low-skew data path between mismatched voltage domains. Use Value: Enables drop-in replacement of discrete resistor-based level shifters while reducing board area and improving timing margin by 150 ps/channel. |
Use Scenario: Connecting 5-V configuration EEPROM or flash memory to 3.3-V FPGA configuration pins during power-up. IC Role / Device Role / Timing Role: Controlled-level translator ensuring safe boot-time signaling without violating FPGA input absolute maximum ratings. Use Value: Prevents latch-up risk during power sequencing and eliminates need for external pull-up/pull-down networks on configuration lines. |
| Industrial PLC Backplane Interface | Test Equipment Signal Routing |
|
Use Scenario: Isolating 5-V sensor acquisition modules from 3.3-V ARM-based controller backplanes in modular I/O systems. IC Role / Device Role / Timing Role: Fault-controllable bus gate that disables communication during hot-swap events or fault conditions. Use Value: Supports hot-plug safety via OE-driven channel shutdown - no signal contention or bus lockup during module insertion/removal. |
Use Scenario: Multiplexing multiple DUT signals into shared high-speed digitizer inputs in automated test fixtures. IC Role / Device Role / Timing Role: Low-capacitance, low-RON analog switch enabling clean signal routing without added jitter or amplitude loss. Use Value: Maintains sub-100 mV signal fidelity at 100 MHz and reduces fixture calibration overhead by eliminating impedance-matching networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus-switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384PWR | No integrated VCC-clamp diodes; lacks native 5 V → 3.3 V level shifting | Requires external biasing for level translation; suitable only for same-voltage-domain switching | Select when operating exclusively at 3.3 V or 5 V, and lowest possible RON (3.5 Ω) is critical |
| SN74LVC245APWR | Direction-controlled (not bidirectional per pin); higher propagation delay (3.5 ns); 3.3-V-only supply | Requires separate direction control line and cannot replace SN74CBTD3384PWR in bidirectional or mixed-voltage contexts | Choose only if system uses unidirectional data flow and 3.3-V-only rail is available |
Compared with SN74CBTD3384PWR, SN74CBT3384PWR offers lower on-resistance but no level shifting, while SN74LVC245APWR provides direction flexibility at the cost of speed and voltage-domain limitations - making SN74CBTD3384PWR uniquely suited for compact, dual-bank, mixed-voltage bus gating.
Availability
SN74CBTD3384PWR is available at Aetrix Electronics and suitable for industrial PLC backplanes, FPGA configuration interfaces, and PCIe interposer designs requiring stable component supply, long-lifecycle support, and guaranteed traceable sourcing.
Supply support for SN74CBTD3384PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of innovation in high-reliability interface and signal-path ICs.
The 'CBTD3384 family was designed specifically for high-speed, low-distortion voltage-domain bridging in mixed-supply systems - targeting FPGA, ASIC, and microcontroller interconnects where timing, signal integrity, and layout simplicity are critical.
FAQ
What is the maximum continuous current per channel for SN74CBTD3384PWR?
The SN74CBTD3384PWR supports a continuous channel current of 128 mA per switch path. This rating is validated under recommended operating conditions (VCC = 4.5–5.5 V, TA = −40°C to +85°C) and ensures reliable conduction without thermal derating in typical TSSOP-24 PCB layouts with moderate copper pour.
Does SN74CBTD3384PWR support bidirectional signal flow on each channel?
Yes, SN74CBTD3384PWR supports true bidirectional signal flow on all 10 channels - meaning signals can pass from Port A to Port B or Port B to Port A with identical electrical characteristics, provided the corresponding OE input is asserted low. No direction control pin is required.
Can SN74CBTD3384PWR be used for 3.3 V → 5 V level shifting?
No, SN74CBTD3384PWR is designed only for 5 V → 3.3 V level shifting via its internal VCC-clamp diodes. It does not support reverse translation; applying 3.3 V to Port A while powering VCC at 5 V will not produce 5 V at Port B - output voltage is clamped to ~3.3 V + diode drop.
What is the thermal resistance (θJA) of SN74CBTD3384PWR in its TSSOP-24 package?
The SN74CBTD3384PWR in TSSOP-24 (PW) package has a junction-to-ambient thermal resistance (θJA) of 88°C/W, measured per JESD 51-7 on a standard 4-layer JEDEC test board. This value assumes no additional copper heatsinking; adding thermal vias under the package can reduce effective θJA by up to 25%.
Are unused OE inputs required to be terminated on SN74CBTD3384PWR?
Yes, all unused OE inputs on SN74CBTD3384PWR must be actively driven to either VCC or GND to prevent floating states that may cause partial turn-on, increased ICC, or unpredictable switching behavior - per TI application report SCBA004 on slow or floating CMOS inputs.
SN74CBTD3384PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTD
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
SN74CBTD3384PWR FAQ
1.How can I place an order for SN74CBTD3384PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTD3384PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTD3384PWR reliable?
The price and inventory of SN74CBTD3384PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTD3384PWR is usually 5 days.
3.What payment methods are accepted for SN74CBTD3384PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTD3384PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTD3384PWR?
SN74CBTD3384PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTD3384PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTD3384PWR?
For technical support, including SN74CBTD3384PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTD3384PWR requirements.
6.How does Aetrix verify that SN74CBTD3384PWR is sourced from the original manufacturer or authorized distributors?
All SN74CBTD3384PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTD3384PWR meets industry standards.
7.What is the process for return or replacement of SN74CBTD3384PWR?
All SN74CBTD3384PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTD3384PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTD3384PWR part is unused and in its original packaging.
Return procedure for SN74CBTD3384PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTD3384PWR Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
