Texas Instruments SN74CBTLV1G125DBVR
- Part No.:
- SN74CBTLV1G125DBVR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- SC-74A, SOT-753
- Datasheet:
-
SN74CBTLV1G125DBVR.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:7,873
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTLV1G125DBVR from Texas Instruments is a low-voltage single FET bus switch in SOT-23 (DBV) package with 5 pins, 5 Ω on-state resistance, rail-to-rail switching, and Ioff support for partial-power-down operation. It functions as a bidirectional signal path controller in high-speed digital interfaces such as memory address/data buses and FPGA I/O expansion.
For engineers reviewing the SN74CBTLV1G125DBVR datasheet, SN74CBTLV1G125DBVR pinout, SN74CBTLV1G125DBVR application, or SN74CBTLV1G125DBVR equivalent, key selection criteria include on-resistance at 2.5 V/3.3 V supply, propagation delay under 0.25 ns, isolation during power-off, and compatibility with 1.8 V–3.3 V logic systems.
Technical Context
The SN74CBTLV1G125DBVR implements a single-channel, NMOS-based analog switch controlled by an active-low enable input (OE). Its FET architecture enables true bidirectional signal flow with no direction pin, supporting data integrity across voltage domains from 0 V to VCC.
It operates within 2.3 V–3.6 V supply range and features Ioff protection that limits leakage to ≤10 µA when VCC = 0 V and any I/O is biased between 0–3.6 V - critical for hot-swap and multi-rail system interoperability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - supports 2.5 V and 3.3 V logic systems without level translation |
| ron (Typ) | 5 Ω at VCC = 3 V - ensures minimal signal attenuation and timing skew in high-speed data paths |
| tpd (Max) | 0.25 ns at VCC = 3.3 V - enables use in >2 GHz signal routing applications |
| Ioff | ≤10 µA at VCC = 0 V - prevents backflow current during partial power-down |
| Cio(OFF) | 7 pF - reduces capacitive loading on disabled signal lines to maintain signal integrity |
| Propagation Delay RC Model | Calculated from ron × 50 pF load - confirms sub-nanosecond performance in real-world PCB traces |
Pinout & Package
SOT-23 (DBV) package, 5-pin, 1.45 mm max height, JEDEC MO-178 compliant, tape-and-reel (3000 pcs/reel), MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Drives switch ON when low; high-impedance state when high - requires pull-up to VCC for power-up safety |
| 2 (A) | Data port A | Bidirectional I/O terminal - connects to source or sink side of bus without polarity constraint |
| 3 (GND) | Ground reference | Return path for internal FET body diodes and control circuitry - must be low-impedance for Ioff compliance |
| 4 (B) | Data port B | Bidirectional I/O terminal - electrically identical to Pin 2; forms low-resistance path with Pin 2 when OE = L |
| 5 (VCC) | Supply voltage | Power rail for internal biasing - also sets logic threshold for OE and defines ron and bandwidth |
Key Features
| Feature | Design Value |
|---|---|
| 5 Ω typical on-resistance | Enables <10 mV drop at 20 mA, preserving logic margins in dense PCB routing |
| Rail-to-rail signal switching | Supports 0 V to VCC analog/digital signals - eliminates need for external clamping in mixed-voltage interfaces |
| Ioff partial-power-down protection | Guarantees <10 µA leakage when unpowered - essential for PCIe add-in cards and hot-pluggable modules |
| Sub-0.3 ns propagation delay | Meets timing budgets for DDR3/DDR4 address strobes and FPGA configuration clocks |
| Low input capacitance (2.5 pF) | Minimizes driver loading and crosstalk in fan-out-heavy topologies like memory buffers |
Applications
| Memory Bus Isolation | FPGA I/O Expansion |
|---|---|
Use Scenario: Isolating DRAM address/control lines during system suspend to prevent leakage-induced corruption. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling/disabling signal flow between SoC and memory subsystem based on power state. Use Value: Eliminates need for discrete MOSFETs and level shifters while maintaining <0.25 ns timing alignment across all address bits. | Use Scenario: Expanding limited FPGA I/O count by sharing pins between configuration and runtime functions. IC Role / Device Role / Timing Role: Signal path gate controlled by FPGA GPIO to route JTAG, SPI, or UART through shared pins. Use Value: Reduces PCB layer count by consolidating dual-purpose I/O without compromising 100+ MHz data rates. |
| Hot-Swappable Module Interface | Low-Voltage Logic Translation |
Use Scenario: Enabling safe insertion/removal of mezzanine cards in industrial PLC backplanes operating at 3.3 V. IC Role / Device Role / Timing Role: Isolation switch placed between host backplane and module edge connector to block fault currents. Use Value: Prevents backfeed into powered-down modules via Ioff specification - certified for use in TI's Q1 automotive-qualified variants. | Use Scenario: Interfacing 1.8 V microcontroller GPIOs with 3.3 V peripheral sensors without dedicated level translators. IC Role / Device Role / Timing Role: Voltage-domain agnostic signal bridge leveraging rail-to-rail conduction and low ron. Use Value: Achieves <50 mV logic margin loss at 20 mA drive - avoids timing jitter introduced by resistor-divider solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTLV1G125DCKR | Identical electrical specs; SC-70 (DCK) 5-pin package - 0.65 mm pitch, 1.1 mm max height | Preferred for ultra-dense layouts where board area is constrained more than height | Select DCKR when footprint area < 1.5 mm² is required and thermal dissipation is not limiting |
| SN74LVC1G3157DBVR | Higher ron (6.5 Ω typ), wider VCC range (1.65–5.5 V), no Ioff spec - uses transmission-gate topology | Suitable for general-purpose signal routing but not partial-power-down systems | Choose LVC1G3157DBVR only if 5.5 V tolerance or 1.65 V operation is mandatory and Ioff is not needed |
Compared with SN74CBTLV1G125DCKR, the SN74CBTLV1G125DBVR offers identical switching performance in a slightly larger but thermally superior SOT-23 package (θJA = 206°C/W vs. 252°C/W); versus SN74LVC1G3157DBVR, it delivers lower on-resistance and guaranteed Ioff, making it the only choice for hot-swap and multi-rail isolation.
Availability
SN74CBTLV1G125DBVR is available at Aetrix Electronics and suitable for memory bus isolation, FPGA I/O expansion, hot-swappable module interfaces, and low-voltage logic translation requiring stable component supply across industrial, computing, and communications platforms.
Supply support for SN74CBTLV1G125DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in high-reliability electronic components.
The SN74CBTLV1G125DBVR belongs to TI's CBTLV (low-voltage BiCMOS transistor logic) bus switch family, engineered specifically for high-speed, low-power signal routing in portable and space-constrained digital systems.
FAQ
What is the maximum recommended supply voltage for SN74CBTLV1G125DBVR?
The absolute maximum VCC rating for SN74CBTLV1G125DBVR is 4.6 V, but the recommended operating range is strictly 2.3 V to 3.6 V per TI's SCDS057H datasheet. Exceeding 3.6 V may cause accelerated parametric drift or latch-up, especially under hot conditions. For long-term reliability in production designs, SN74CBTLV1G125DBVR should be operated within its recommended range - not the absolute maximum.
Does SN74CBTLV1G125DBVR support bidirectional signal flow?
Yes, SN74CBTLV1G125DBVR supports fully bidirectional signal flow between pins A and B when OE is low. Its FET-based architecture has no intrinsic directionality - voltage can propagate from A to B or B to A with identical ron, tpd, and Cio characteristics. This makes SN74CBTLV1G125DBVR ideal for shared-bus applications like memory data lines or JTAG daisy chains where signal direction changes dynamically.
How does the Ioff feature of SN74CBTLV1G125DBVR protect system-level power domains?
The Ioff feature of SN74CBTLV1G125DBVR limits current flow to ≤10 µA when VCC = 0 V and any I/O pin is biased between 0–3.6 V. This prevents backfeed from powered rails into unpowered sections - critical in partial-power-down scenarios such as CPU sleep states or modular card removal. The specification is tested and guaranteed per JEDEC JESD78, ensuring SN74CBTLV1G125DBVR meets IPC-6012 Class 2 reliability requirements for industrial backplanes.
What is the typical on-state resistance of SN74CBTLV1G125DBVR at 2.5 V supply?
At VCC = 2.5 V, the typical on-state resistance (ron) of SN74CBTLV1G125DBVR is 7 Ω, with a maximum of 10 Ω across temperature and process variation. This value is measured with 15 mA test current and referenced to the lower of the two terminal voltages (A or B), per TI's SCDS057H characterization methodology. At 20 mA drive, this yields <200 mV total drop - sufficient to maintain noise margins in 2.5 V LVTTL and LVCMOS systems using SN74CBTLV1G125DBVR.
Can SN74CBTLV1G125DBVR be used without a pull-up resistor on the OE pin?
No - SN74CBTLV1G125DBVR requires a pull-up resistor on the OE pin to ensure high-impedance state during power-up and power-down transients. TI specifies that OE must be tied to VCC through a pull-up; minimum resistance depends on driver sink capability but typically ranges from 4.7 kΩ to 10 kΩ. Without it, undefined OE state may cause momentary bus contention or signal corruption - a known failure mode documented in TI application report SCBA004, which applies directly to SN74CBTLV1G125DBVR.
SN74CBTLV1G125DBVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTLV
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
SN74CBTLV1G125DBVR FAQ
1.How can I place an order for SN74CBTLV1G125DBVR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTLV1G125DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTLV1G125DBVR reliable?
The price and inventory of SN74CBTLV1G125DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV1G125DBVR is usually 5 days.
3.What payment methods are accepted for SN74CBTLV1G125DBVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV1G125DBVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTLV1G125DBVR?
SN74CBTLV1G125DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTLV1G125DBVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTLV1G125DBVR?
For technical support, including SN74CBTLV1G125DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV1G125DBVR requirements.
6.How does Aetrix verify that SN74CBTLV1G125DBVR is sourced from the original manufacturer or authorized distributors?
All SN74CBTLV1G125DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV1G125DBVR meets industry standards.
7.What is the process for return or replacement of SN74CBTLV1G125DBVR?
All SN74CBTLV1G125DBVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV1G125DBVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTLV1G125DBVR part is unused and in its original packaging.
Return procedure for SN74CBTLV1G125DBVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTLV1G125DBVR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
